- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381605 > BS62LV2006STI55 (BRILLIANCE SEMICONDUCTOR, INC.) Very Low Power CMOS SRAM 256K X 8 bit PDF資料下載
參數(shù)資料
| 型號： | BS62LV2006STI55 |
| 廠商： | BRILLIANCE SEMICONDUCTOR, INC. |
| 英文描述： | Very Low Power CMOS SRAM 256K X 8 bit |
| 中文描述： | 非常低功耗CMOS SRAM 256K × 8位 |
| 文件頁數(shù)： | 2/11頁 |
| 文件大小： | 361K |
| 代理商： | BS62LV2006STI55 |
BS62LV2006
R0201-BS62LV2006
Revision
May.
1.3
2006
2
n
PIN DESCRIPTIONS
Name
Function
A0-A17 Address Input
These 18 address inputs select one of the 262,144 x 8-bit in the RAM
CE1 Chip Enable 1 Input
CE2 Chip Enable 2 Input
CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when
data read form or write to the device. If either chip enable is not active, the device is
deselected and is in standby power mode. The DQ pins will be in the high impedance
state when the device is deselected.
The write enable input is active LOW and controls read and write operations. With the
chip selected, when WE is HIGH and OE is LOW, output data will be present on the
DQ pins; when WE is LOW, the data present on the DQ pins will be written into the
selected memory location.
The output enable input is active LOW. If the output enable is active while the chip is
selected and the write enable is inactive, data will be present on the DQ pins and they
will be enabled. The DQ pins will be in the high impendence state when OE is inactive.
There 8 bi-directional ports are used to read data from or write data into the RAM.
WE Write Enable Input
OE Output Enable Input
DQ0-DQ7 Data Input/Output
Ports
V
CC
Power Supply
GND
Ground
n
TRUTH TABLE
MODE
CE1
CE2
WE
OE
I/O OPERATION
V
CC
CURRENT
H
X
X
X
Not selected
(Power Down)
X
L
X
X
High Z
I
CCSB
, I
CCSB1
Output Disabled
L
H
H
H
High Z
I
CC
Read
L
H
H
L
D
OUT
I
CC
Write
L
H
L
X
D
IN
I
CC
n
ABSOLUTE MAXIMUM RATINGS
(1)
SYMBOL
PARAMETER
RATING
UNITS
V
TERM
Terminal Voltage with
Respect to GND
Temperature Under
Bias
-0.5
(2)
to 7.0
V
T
BIAS
-40 to +125
O
C
T
STG
Storage Temperature
-60 to +150
O
C
P
T
Power Dissipation
1.0
W
I
OUT
DC Output Current
20
mA
1. Stresses greater than those listed under ABSOLUTE
MAXIMUM RATINGS may cause permanent damage to the
device. This is a stress rating only and functional operation of
the device at these or any other conditions above those
indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for
extended periods may affect reliability.
2.
–
2.0V in case of AC pulse width less than 30 ns.
n
OPERATING RANGE
RANG
AMBIENT
TEMPERATURE
V
CC
Commercial
0
O
C to + 70
O
C
2.4V ~ 5.5V
Industrial
-40
O
C to + 85
O
C
2.4V ~ 5.5V
n
CAPACITANCE
(1)
(T
A
= 25
O
C, f = 1.0MHz)
SYMBOL PAMAMETER CONDITIONS MAX. UNITS
C
IN
Input
Capacitance
Input/Output
Capacitance
V
IN
= 0V
6
pF
C
IO
V
I/O
= 0V
8
pF
1. This parameter is guaranteed and not 100% tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BS62LV2006STI70 | Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006TC55 | Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006TC70 | Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006TI55 | Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006TI70 | Very Low Power CMOS SRAM 256K X 8 bit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BS62LV2006STI-55 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006STI70 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power CMOS SRAM 256K X 8 bit |
| BS62LV2006STI-70 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006STIG55 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2006STIG70 | 制造商:BSI 制造商全稱:Brilliance Semiconductor 功能描述:Very Low Power CMOS SRAM 256K X 8 bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。