- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3850 > AT89C51IC2-SLSIL (Atmel)IC 8051 MCU FLASH 32K 44PLCC PDF資料下載
參數(shù)資料
| 型號： | AT89C51IC2-SLSIL |
| 廠商： | Atmel |
| 文件頁數(shù)： | 128/140頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC 8051 MCU FLASH 32K 44PLCC |
| 標準包裝： | 27 |
| 系列： | 89C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 34 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁當前第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁
88
AT89C51IC2
4301D–8051–02/08
When the slave address and the direction bit have been transmitted and an acknowl-
edgement bit has been received, the serial interrupt flag is set again and a number of
status code in SSCS are possible. There are 40h, 48h or 38h for the master mode and
also 68h, 78h or B0h if the slave mode was enabled (AA=logic 1). The appropriate
action to be taken for each of these status code is detailed in Table 69. This scheme is
repeated until a STOP condition is transmitted.
SSIE, CR2, CR1 and CR0 are not affected by the serial transfer and are referred to
Table 7 to Table 11. After a repeated START condition (state 10h) SSLC may switch to
the master transmitter mode by loading SSDAT with SLA+W.
Slave Receiver Mode
In the slave receiver mode, a number of data bytes are received from a master transmit-
ter (Figure 40). To initiate the slave receiver mode, SSADR and SSCON must be loaded
as follows:
The upper 7 bits are the address to which SSLC will respond when addressed by a mas-
ter. If the LSB (GC) is set SSLC will respond to the general call address (00h); otherwise
it ignores the general call address.
CR0, CR1 and CR2 have no effect in the slave mode. SSIE must be set to enable
SSLC. The AA bit must be set to enable the own slave address or the general call
address acknowledgement. STA, STO and SI must be cleared.
When SSADR and SSCON have been initialised, SSLC waits until it is addressed by its
own slave address followed by the data direction bit which must be at logic 0 (W) for
SSLC to operate in the slave receiver mode. After its own slave address and the W bit
have been received, the serial interrupt flag is set and a valid status code can be read
from SSCS. This status code is used to vector to an interrupt service routine.The appro-
priate action to be taken for each of these status code is detailed in Table 70. The slave
receiver mode may also be entered if arbitration is lost while SSLC is in the master
mode (states 68h and 78h).
If the AA bit is reset during a transfer, SSLC will return a not acknowledge (logic 1) to
SDA after the next received data byte. While AA is reset, SSLC does not respond to its
own slave address. However, the 2-wire bus is still monitored and address recognition
may be resume at any time by setting AA. This means that the AA bit may be used to
temporarily isolate SSLC from the 2-wire bus.
Slave Transmitter Mode
In the slave transmitter mode, a number of data bytes are transmitted to a master
receiver (Figure 41). Data transfer is initialized as in the slave receiver mode. When
SSADR and SSCON have been initialized, SSLC waits until it is addressed by its own
Table 65. SSADR: slave receiver mode initialization
A6
A5
A4
A3
A2
A1
A0
GC
own slave address
Table 66. SSCON: slave receiver mode initialization
CR2
SSIE
STA
STO
SI
AA
CR1
CR0
bit rate
1
0
1
bit rate
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89C51CC03U-RLTIM | IC 8051 MCU FLASH 64K 44VQFP |
| PIC24EP64MC204-I/PT | MCU 16BIT 64KB FLASH 44TQFP |
| AT89C51CC03U-RDTIM | IC 8051 MCU FLASH 64K 64VQFP |
| AT89C51CC03U-7CTIM | IC 8051 MCU FLASH 64K 64BGA |
| AT89C51CC03C-S3SIM | IC 8051 MCU FLASH 64K 52PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT89C51IC2-SLSIM | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Flash Microcontroller with 2-wire Interface |
| AT89C51IC2-SLSUL | 功能描述:8位微控制器 -MCU C51IC2 32K FLASH I2C 32KHz 3V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| AT89C51IC2-SLSUM | 功能描述:8位微控制器 -MCU C51IC2 32K FLASH I2C 32KHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| AT89C51ID2 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Flash Microcontroller |
| AT89C51ID2_0309 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Flash Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。