- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375330 > AND8020 (Analog Devices, Inc.) Termination of ECL Logic Devices with EF (Emitter Follower) OUTPUT Structure PDF資料下載
參數(shù)資料
| 型號： | AND8020 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Termination of ECL Logic Devices with EF (Emitter Follower) OUTPUT Structure |
| 中文描述： | ECL邏輯器件的終止與英法（發(fā)射極跟隨器）輸出結(jié)構(gòu) |
| 文件頁數(shù)： | 18/18頁 |
| 文件大?。?/td> | 168K |
| 代理商： | AND8020 |
AND8020/D
http://onsemi.com
18
Combining the high impedance and impedance matching
networks results in an input voltage scheme shown in
Figure 24. This creates the proper input voltage , VBIAS,
using fewer components.
V
TT
V
CC
Figure 24. VBIAS and AutoOscillation Suppression
with Thevenin Parallel Network
R1
Receiver
OUT
OUTb
IN
R
t
R
t
V
EE
0.001 F
R
Z
R2
INb
0.001 F
For a 3.3 V V
CC
, the values of R1 and R2 provide a
Thevenin parallel network divider voltage with V
IH
in the
V
IHCMR
of the receiver. Current through the divider
develops the default offset across R
z
and can be adjusted as
needed. For example, in Z
0
= 50 traces, a 30 mV default
offset difference will be created if V
CC
= 3.3 V and the DC
bias voltage is 2.0 V (typical V
BB
) when:
R1
4.22 k
R2
6.34 k
RZ
100
The 0.001 coupling cap may need to be adjusted to
frequency and Vpp amplitude of the receiver input signal.
A similar singleended network may be used with only
one coupling cap and sufficient bypass capacitance on the
nondriven resistor to preserve a DC level.
Output Level Shifting
Receiver inputs may be level shifted using capacitive
coupling and adjusting VBIAS within the acceptable
common mode range for V
IH
. Output levels may also be
changed independent of input levels. The driver device may
be operated with both V
CC
and V
EE
at shifted values. This
is used at the factory to evaluate devices and conveniently
port signals directly into standard 50
equipment modules. The V
CC
is fixed to +2.0 V above Test
System chassis ground and the test equipment internal 50
impedance constitutes a proper signal termination. Thus, the
split V
EE
supply is adjusted to a negative value.
impedance
|V
CC
V
EE
|
3.0
Split V
CC
+2.0
Split V
EE
1.0
Unit
V
3.3
+2.0
1.3
V
5.0
+2.0
3.0
V
5.5
+2.0
3.5
V
Output levels may be shifted to symmetrically cross 0.0 V
by a similar method although the advantage of conveniently
directly connecting into standard test equipment is no longer
available.
ON Semiconductor
and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
N. American Technical Support
: 8002829855 Toll Free
USA/Canada
Japan
: ON Semiconductor, Japan Customer Focus Center
291 Kamimeguro, Meguroku, Tokyo, Japan 1530051
Phone
: 81357733850
AND8020/D
LITERATURE FULFILLMENT
:
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 850821312 USA
Phone
: 4808297710 or 8003443860 Toll Free USA/Canada
Fax
: 4808297709 or 8003443867
Toll Free USA/Canada
Email
: orderlit@onsemi.com
ON Semiconductor Website
: http://onsemi.com
Order Literature
: http://www.onsemi.com/litorder
For additional information, please contact your
local Sales Representative.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AND8020D | Termination of ECL Logic Devices with EF (Emitter Follower) OUTPUT Structure |
| ANP-C-115 | JT 79C 79#22D PIN RECP |
| ANPC-185 | GPS Antenna for Automotive Aftermarket Applications |
| AO3400 | N-Channel Enhancement Mode Field Effect Transistor |
| AO3400L | N-Channel Enhancement Mode Field Effect Transistor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AND8020D | 制造商:AD 制造商全稱:Analog Devices 功能描述:Termination of ECL Logic Devices with EF (Emitter Follower) OUTPUT Structure |
| AND8028 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Precision Sub-One Volt 1.7 Ampere Output LDO |
| AND8028D | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Precision Sub-One Volt 1.7 Ampere Output LDO |
| AND8031 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Isolated Precision Regulation of a Single 1.8 Volt Output from a Universal Line Input |
| AND8031D | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Isolated Precision Regulation of a Single 1.8 Volt Output from a Universal Line Input |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。