參數(shù)資料
型號(hào): AM79C961AKIW
廠商: ADVANCED MICRO DEVICES INC
元件分類(lèi): 微控制器/微處理器
英文描述: PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
中文描述: 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP132
封裝: PLASTIC, QFP-132
文件頁(yè)數(shù): 116/206頁(yè)
文件大小: 1507K
代理商: AM79C961AKIW
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)當(dāng)前第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)
116
Am79C961A
is
10BASE5_SEL bit is set and the
AUI port is active, the DXCVR is
driven such that an external
DC-DC
converter
disabled
. The actual polarity of
the DXCVR pin is determined by
the DXCVRP bit in PnP Register
0xF0.
When the 10BASE-T port is
active, this bit has no effect.
10BASE5_SEL is reset to ZERO.
ISAINACT allows for reduced
inactive timing appropriate for
modern ISA machines. ISAINACT
is cleared when RESET is assert-
ed. When ISAINACT is a zero,
tMMR3 and tMMW3 parameters
are nominally 200 ns, which is
compatible with EISA system.
When ISAINACT is set by writing
a one, tMMR3 and tMMW3 are
nominally set to 100 ns.
EADI Select. Enables EADI
match mode.
When EADI mode is selected,
the pins named LED1, LED2,
and LED3 change in function
while LED0 continues to indicate
10BASE-T Link Status.
active.
When
the
will
be
4
ISAINACT
3
EADISEL
2
AWAKE
Auto-Wake. If AWAKE =
1", the
10BASE-T receive circuitry is
active during sleep and listens
for Link Pulses. LED0 indicates
Link Status and goes active if the
10BASE-T port comes out of
link fail
state. This LED0 pin
can be used by external circuitry
to re-enable the PCnet-ISA II
controller and/or other devices.
When AWAKE =
0", the Au-
to-Wake circuity is disabled.
This bit only has meaning when
the 10BASE-T network interface
is selected.
Media Select. It was previously
defined as ASEL (Auto Select)
and XMAUSEL (External MAU
Select) in the PCnet-ISA. They
are now combined together and
defined to be software compatible
1,0
MEDSEL
with ASEL and XMAUSEL in the
PCnet-ISA (Am79C960).
ISACSR3: EEPROM Configuration
Bit
Name
Description
15
EE_VALID
EEPROM Valid. This bit is a
read-only register. When a one
is read, EE_PROM has a valid
checksum. The sum of the total
bytes reads should equals FF
hex. When a zero is read, check-
sum failed, or SHFTBUSY pin
was sampled with a zero which
indicates no EEPROM present.
EEPROM Load. When written
with a one, the device will load
the EEPROM into the PC-
net-ISA II, performing self con-
figuration. This command must
be last write to ISACSR3 Regis-
ter. PCnet-ISA II will not respond
to any slave commands while
loading the EEPROM register.
EE_LOAD will be reset with a
zero after EEPROM is read. It
takes approximately, 1.4 ms for
serial EEPROM load process to
complete.
Reserved. Read and written as
zeros.
EEPROM Enable. When EE_EN
is written with a one, the lower
three bits of PRDB becomes SK,
DI and DO, respectively. EECS
and SHFBUSY are controlled by
the software select bits. This bit
must be written with a one to
write to or read from the EE-
PROM. PCnet-ISA II should be
in the STOP state when EE_EN
is written. When EE_EN is
cleared, DI/DO, SK, EECS and
SHFBUSY have no control.
Shift Busy. SHFBUSY allows for
the control of the SHFBUSY pin.
When a one is written, SHFBUSY
goes high provided EE_EN is a 1.
When a zero is written, SHF-
BUSY is held to a zero. When
EE_EN is cleared, SHFBUSY will
maintain the last value pro-
grammed. (Refer to Bit 4 above,
14
EE_LOAD
13
5
N/A
4
EE_EN
3
SHFBUSY
LED
EADI Function
1
SF/BD
2
SRD
3
SRDCLK
MEDSEL
(1:0)
Function
0
0
Software Select (Mode Reg, CSR15)
0
1
10BASE-T Port
1
0
Auto Selection (Default)
1
1
AUI Port
相關(guān)PDF資料
PDF描述
AM79C961AVCW PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
AM79C961AVIW PCnet⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
Am79C965A PCnet?-32 Single-Chip 32-Bit Ethernet Controller
AM79C970AKCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C961APDLUTS 制造商:Advanced Micro Devices 功能描述:
AM79C961AVC 制造商:Rochester Electronics LLC 功能描述: 制造商:Advanced Micro Devices 功能描述:LAN Node Controller, 144 Pin, TQFP
AM79C961AVC/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C961AVC\\W 制造商:Rochester Electronics LLC 功能描述:
AM79C961AVC\W 制造商:Rochester Electronics LLC 功能描述: