參數(shù)資料
型號(hào)： AM79C32AJC
廠(chǎng)商： ADVANCED MICRO DEVICES INC
元件分類(lèi)： 數(shù)字傳輸電路
英文描述： Digital Subscriber Controller⑩ (DSC⑩) Circuit
中文描述： DATACOM, DIGITAL SLIC, PQCC44
封裝： PLASTIC, LCC-44
文件頁(yè)數(shù)： 62/101頁(yè)
文件大?。?/td> 1607K
代理商： AM79C32AJC
62
Am79C30A/32A Data Sheet
Peripheral Port Interrupt Enable Register (PPIER) = 1
Default = Write = 00 Hex, Read = Bit 7 = 1, Bits 6–0 = 0
Address = Indirect C2 Hex, Read/Write
The Peripheral Port Interrupt Enable Register provides an individual interrupt-enable bit corresponding with eachof
the status conditions in the Peripheral Port Status Register. When set, the interrupt is enabled. Clearing the bit dis-
ables the interrupt. These bits are set and cleared by software.
Monitor Transmit Data Register (MTDR) Default = FF Hex
Address = Indirect C3 Hex, Write
The Monitor Transmit Data Register is the user-visible portion of the Monitor channel Transmitter Data buffer. Data
is written into this register by the user in response to a monitor transmit buffer available interrupt. It is then transmitted
to the receiver on the other side of the IOM-2 bus. The MTDR is emptied when the PP is reset.
Monitor Receive Data Register (MRDR) Default = 00 Hex
Address = Indirect C3 Hex, Read
The Monitor Receive Data Register is the user-visible portion of the Monitor channel Receiver Data buffer. Data is
written into this register by the hardware as it is received over the monitor channel. A monitor data available interrupt
is generated when the register is loaded. The register is overwritten by hardware only after the register has been
read. The default on reset is 00 hex.
7
6
5
4
3
2
1
0
PP/MF
INT EN
ENABL
IOM-2
TIME
RQST
ENABL
CHNG
IN C/I1
DATA
ENABL
CHNG
IN C/I0
DATA
ENABL
MONTR
ABORT
RECVD
ENABL
MONTR
EOM
RECVD
ENABL
MONTR
XMIT
BUFFR
AVAIL
ENABL
MONTR
RECV
DATA
AVAIL
Bit
7
Function
PP/MF Interrupt Enable—
When set, this bit enables the Peripheral Port and Multiframing interrupts. When cleared, the
PP and MF interrupts are disabled.
Notes:
To ensure proper interrupt reporting, software must disable PP/MF interrupts when the interrupt routine is entered and
enable them when exiting.
7
6
5
4
3
2
1
0
DATA
BIT 7
(MSB)
DATA
BIT 6
DATA
BIT 5
DATA
BIT 4
DATA
BIT 3
DATA
BIT 2
DATA
BIT 1
DATA
BIT 0
(LSB)
7
6
5
4
3
2
1
0
DATA
BIT 7
(MSB)
DATA
BIT 6
DATA
BIT 5
DATA
BIT 4
DATA
BIT 3
DATA
BIT 2
DATA
BIT 1
DATA
BIT 0
(LSB)
相關(guān)PDF資料
PDF描述
AM79C32AVC Digital Subscriber Controller⑩ (DSC⑩) Circuit
AM79C850KC SUPERNET-R 3
AM79C850KCW SUPERNET-R 3
AM79C864AKC Physical Layer Controller With Scrambler (PLC-S)
AM79C864AKCW Physical Layer Controller With Scrambler (PLC-S)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C32AJC/D 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述:
AM79C32AJC/E 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C32AJC/E4 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C32AJCB 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:ISDN Line Interface
AM79C32APC 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:ISDN Line Interface
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*