- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > AM79C32AJC (ADVANCED MICRO DEVICES INC) Digital Subscriber Controller⑩ (DSC⑩) Circuit PDF資料下載
參數(shù)資料
| 型號： | AM79C32AJC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| 中文描述： | DATACOM, DIGITAL SLIC, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 30/101頁 |
| 文件大小： | 1607K |
| 代理商： | AM79C32AJC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
30
Am79C30A/32A Data Sheet
Note:
The coefficient 9008 provides an attenuation of infinity when
GR, GX, and/or STG are enabled.
Overflow/Underflow Precautions When Using
Programmable Gains
Care must be taken so that at any point in the signal
processing path, the combination of gains and filters
and/or tones does not result in a signal that is larger
than full scale. Full scale is defined as the digital repre-
sentation of the maximum analog signal that is allowed
into the transmitter or out of the receiver with all filters
and gain stages at their default (0 dB) settings (e.g., in
A-Law, the transmitter full scale is ±1.25 V
P
and the re-
ceiver full scale is ±2.5 V
P
). Likewise, it is desirable that
the peak signal be kept as close to full scale as possible
at any point in the signal processing path in order to
minimize digital truncation effects in the A/D, D/A, and
MAP DSP.
Consider the following example: STG is programmed
for infinite attenuation, GR is programmed to –6 dB
while GER is programmed to +12 dB, and the R filter is
programmed to exhibit a net gain of –6 dB. Assume the
analog full scale out of the receiver is ± 2.5 V
P
, and a
full scale PCM code is possible from the MUX. After
GR, the equivalent analog signal will be 2.5 / 2 = ±1.25
V
P
. However, after GER the signal will be 1.25
×
4, or +
5 V
P
. Even though the R filter will have a net gain of –6
dB, the signal will be clipped after GER and distorted
for PCM codes between full scale and 6 dB below full
scale due to the intermediate result at the output of
GER.
Be very careful when programming the tone ring-
ers/generators. For example, if one of the DTMF tones
is programmed to 0 dB, a tone is generated that is
equivalent to a ± full scale signal in the transmit path.
This means no headroom is left for the other DTMF
tone. Therefore, the DTMF generator should never be
programmed to exceed full scale if signal quality is to
be maintained. In the receive path, similar caution
should be exercised in order to prevent the combination
of Tone Generator, Sidetone, GR, and GER from clip-
ping the signal.
Extended Programming Ranges
Some applications of the DSC will require greater flex-
ibility in the programming of the MAP’s internal gain
and attenuation blocks. For example, applications such
as software-based hands-free utilizing the PEAKX and
PEAKR registers may need attenuation as well as gain
within the MAP transmit path. The preceding gain ta-
bles do not specifically detail this capability, but due to
the DSP implementation of these gain and filter blocks,
the DSC is capable of performance beyond these rec-
ommended ranges. (GA and ASTG are not imple-
mented in DSP and are limited to their stated range and
step size.) Table 28 lists guaranteed ranges, while
Table 29 shows the limits by design.
Table 27.
STG Gain Coefficients
Gain (dB)
Hex Code
MSB
LSB
–18.0
8B
7C
–17.5
8B
44
–17.0
8B
35
–16.5
8B
2A
–16.0
8B
24
–15.5
8B
22
–15.0
91
23
–14.5
91
2E
–14.0
91
2A
–13.5
91
32
–13.0
91
3B
–12.5
91
4B
–12.0
91
F9
–11.5
91
C5
–11.0
91
B6
–10.5
92
12
–10.0
91
A4
–9.5
92
22
–9.0
92
32
–8.5
92
FB
–8.0
92
AA
–7.5
93
27
–7.0
93
B3
–6.5
94
B3
–6.0
9F
91
–5.5
9C
EA
–5.0
9B
F9
–4.5
9A
AC
–4.0
9A
4A
–3.5
A2
22
–3.0
A2
A2
–2.5
A6
8D
–2.0
AA
A3
–1.5
B2
42
–1.0
BB
52
–0.5
CB
B2
0.0
08
08
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C32AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C850KC | SUPERNET-R 3 |
| AM79C850KCW | SUPERNET-R 3 |
| AM79C864AKC | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | Physical Layer Controller With Scrambler (PLC-S) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C32AJC/D | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| AM79C32AJC/E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C32AJC/E4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C32AJCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| AM79C32APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。