- 您現在的位置：買賣IC網 > PDF目錄366549 > AM79C32AJC (ADVANCED MICRO DEVICES INC) Digital Subscriber Controller⑩ (DSC⑩) Circuit PDF資料下載
參數資料
| 型號： | AM79C32AJC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 數字傳輸電路 |
| 英文描述： | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| 中文描述： | DATACOM, DIGITAL SLIC, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數： | 60/101頁 |
| 文件大?。?/td> | 1607K |
| 代理商： | AM79C32AJC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
60
Am79C30A/32A Data Sheet
Peripheral Port Registers
The PP contains the following registers:
Peripheral Port Control Register 1 (PPCR1) Default = 01 Hex
Address = Indirect C0 Hex, Read/Write
Registers
# of Registers
Mnemonic
Peripheral Port Control Register
3
PPCR1, PPCR2, PPCR 3
Peripheral Port Status Register
1
PPSR
Peripheral Port Interrupt Enable Register
1
PPIER
Monitor Transmit Data Register
1
MTDR
Monitor Receive Data Register
1
MRDR
C/I Transmit Data Register
2
CITDR0, CITDR1
C/I Receive Data Register
2
CIRDR0, CIRDR1
7
6
5
4
3
2
1
0
MONTR
ABORT
RQST
MONTR
ENABL
MONTR
CHANL
SELECT
MONTR
EOM
RQST
IC
CHANL
SELECT
IOM 2
ACTV/
DEACT
PORT
MODE
SELECT
BIT 1
PORT
MODE
SELECT
BIT0
Bit
Function
7
Monitor Channel Abort Request—
This bit is automatically cleared during RESET or manually by software as follows:
to send an ABORT message, software should set this bit, wait at least two frames, then clear the bit.
6
Monitor Channel Enable—
This bit only affects IOM-2 operation. When set, the selected monitor channel is enabled.
When cleared, both monitor channels are disabled. Whenever the monitor channel is disabled, the Monitor Transmit and
Receive Data Register (MTDR, MRDR) are updated to their default states: MTDR = FFH, MRDR = 00H.
5
Monitor Channel Select—
This bit only affects IOM-2 operation. When set, Monitor channel 1 is used (second
subframe). When cleared, Monitor channel 0 is used (first subframe).
4
Monitor End-of-Message Request—
When set, this bit forces the Monitor channel transmitter to send an EOM once all
data written into the Monitor Transmit Data Register has been transmitted. This tells the receiving device that the
message is complete. The bit is cleared by hardware when the EOM is sent by reset or by software.
3
IC Channel Select—
This bit only affects IOM-2 operation. When set, the IC2 time slot is used (sixth octet after the frame
sync). When cleared, the IC1 time slot is used (fifth octet after the frame sync). The unused channel is always placed in
a high-impedance state.
2
IOM-2 Activation/Deactivation Bit—
This bit only affects IOM-2 operation. Note that this bit controls only the starting
and stopping of SCLK, BCL/CH2STRB, SFS, and the state of the SBIN/SBOUT pins; this alone does not constitute
activation or deactivation of the IOM-2 bus. The activation/deactivation procedure involves the exchange of a series of
commands and indications over the C/I channel. This procedure, including a state diagram, is detailed in the IOM-2
specification.
IOM-2 Master mode—This bit is set by software. When deactivated, the master will turn on SCLK, BCL/CH2STRB, and
SFS clocks via software by setting this bit when the SBIN pin is pulled Low, indicating that a downstream device wishes
to communicate over the interface.
The IOM-2 activation/deactivation bit is cleared by software or reset. When cleared, the clocks are stopped, and SBIN is
monitored for the reactivation request from the slave (SBIN held Low). [Reset defaults the Peripheral Port to SBP
operation.]
IOM-2 Slave mode—This bit is set by software to initiate an activation request to the master. When set, the SBIN pin is
driven Low, and held Low until the activation/deactivation bit is cleared by software. In response to SBIN going Low the
master will start SCLK, which generates a timing request interrupt in the DSC circuit. The activation/deactivation bit is
cleared by software in response to this interrupt.
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C32AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C850KC | SUPERNET-R 3 |
| AM79C850KCW | SUPERNET-R 3 |
| AM79C864AKC | Physical Layer Controller With Scrambler (PLC-S) |
| AM79C864AKCW | Physical Layer Controller With Scrambler (PLC-S) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AM79C32AJC/D | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| AM79C32AJC/E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C32AJC/E4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C32AJCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
| AM79C32APC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。