- 您現(xiàn)在的位置：買賣IC網 > PDF目錄366549 > AM79C32A (Advanced Micro Devices, Inc.) Digital Subscriber Controller⑩ (DSC⑩) Circuit PDF資料下載
參數(shù)資料
| 型號： | AM79C32A |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| 中文描述： | 數(shù)字用戶控制器⑩法（DSC⑩）電路 |
| 文件頁數(shù)： | 80/101頁 |
| 文件大?。?/td> | 1607K |
| 代理商： | AM79C32A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁當前第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
80
Am79C30A/32A Data Sheet
Microprocessor Read/Write Timing
Microprocessor Read Timing
Microprocessor Write Timing
Notes:
1. The read/write recovery time of 200 ns holds in all cases except when a write command register operation is followed by a
read data register operation when accessing the MAP coefficient RAM. This operation requires a minimum recovery time of
450 ns.
2. Successive reads of the D-Channel Receive Buffer require a minimum cycle time (t
RLRH
+ t
RHRL
) of 480 ns.
3. Read access time is measured from the falling edge of CS or the falling edge of RD, whichever occurs last.
4. CS may go Low before either RD or WR goes Low.
5. In minimal systems, CS may be tied Low.
6. Read and write indirect register operations cannot be mixed without at least one write command register operation between
them.
7. CS may go High before either RD or WR goes High.
8. If CS goes High before WR goes High, the minimum Address Hold time becomes 12 ns.
9. RD and WR pulse width, Address setup and hold, and Data setup and hold timing are measured from the points where both
CS and RD or WR are Low simultaneously.
Parameter Symbol
Parameter Description
Min
Max
Units
t
RLRH
t
RHRL
t
AVRL
t
AHRH
t
RHCH
t
RACC
t
RHDZ
t
RDCS
RD Pulse Width
200
ns
Read Recovery Time (Notes 1, 2)
200
ns
Address Valid to RD Low
20
ns
Address Hold After RD High
10
ns
RD High to CS High (Note 7)
0
ns
Read Access Time (Note 3)
80
ns
RD High to Data Hi-Z
50
ns
RD Low to CS Low (Note 4)
30
ns
Parameter Symbol
Parameter Description
Min
Max
Units
t
WLWH
t
WHWL
t
AVWL
t
AHWH
t
WHCH
t
DSWH
t
DHWH
t
WRCS
WR Pulse Width
200
ns
Write Recovery Time (Note 1)
200
ns
Address Valid to WR Low
20
ns
Address Hold After WR High (Note 8)
10
ns
WR High to CS High (Note 7)
0
ns
Data Setup to WR High
100
ns
Data Hold After WR High
10
ns
WR Low to CS Low (Note 4)
30
ns
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C32AJC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C850KC | SUPERNET-R 3 |
| AM79C850KCW | SUPERNET-R 3 |
| AM79C864AKC | Physical Layer Controller With Scrambler (PLC-S) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C32AJC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AJC/D | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| AM79C32AJC/E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C32AJC/E4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C32AJCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。