參數(shù)資料
型號(hào)： AM79C32A
廠商： Advanced Micro Devices, Inc.
英文描述： Digital Subscriber Controller⑩ (DSC⑩) Circuit
中文描述： 數(shù)字用戶控制器⑩法（DSC⑩）電路
文件頁(yè)數(shù)： 47/101頁(yè)
文件大?。?/td> 1607K
代理商： AM79C32A
Am79C30A/32A Data Sheet
47
D-Channel Error Register — (DER) — Read Only
The DER has the format illustrated in Table 48.
DER bits 0, 1, 3, 4, 5, and 6 are set when the last byte of the associated packet is read from the D-channel Receive
buffer.
The DER bits generate interrupts and are set/reset under the conditions shown in Table 49 (in addition to a hardware
reset).
Table 49.
DER Interrupts
Extended FIFO Control Register — (EFCR) — Read/Write
Address = Indirect 92H
Table 48.
D-Channel Error Register
Bit
Logical 1
Logical 0 (Default Value)
0
Received Packet Abort
No abort received
1
Non-integer number of bits have been received
Integer number of bits received
2
Collision Detected
No error
3
FCS Error
No error
4
Overflow Error
No error
5
Underflow Error
No error
6
Overrun Error
No error
7
Underrun Error
No error
Bit Generates Interrupt
0
Yes, if DMR2 bit 0 = 1 When seven consecutive 1s are received
within a packet (DSR1 bit 2 = 1)
1
Yes, if DMR2 bit 1 = 1 Upon error condition after closing flag has
been received
2
Yes, if DMR2 bit 2 = 1 See section on collision detection
Bit Set
Bit Reset
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or when
DTCR is loaded
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or
associated DRCR
When the microprocessor reads the DER or when
DTCR is loaded
3
Yes, if DMR2 bit 3 = 1 If error occurs
4
Yes, if DMR2 bit 4 = 1 If error occurs
5
Yes, if DMR2 bit 5 = 1 If error occurs
6
Yes, if DMR2 bit 6 = 1 If error occurs
7
Yes, if DMR2 bit 7 = 1 If error occurs
Bit
Function
7
6
5
4
3
2
1
0
0
X
X
X
X
0
X
X
Bits 7 and 2 reserved, must be written to 0
See Table 20.
Bits 6–3 control attenuation of the analog sidetone path (ASTG)
0
X
X
X
X
0
0
X
Start of Second Received Packet In FIFO interrupt disabled
0
X
X
X
X
0
1
X
Start of Second Received Packet In FIFO interrupt enabled
0
X
X
X
X
0
X
0
Normal mode of FIFO operation
0
X
X
X
X
0
X
1
Extended mode of FIFO operation
相關(guān)PDF資料
PDF描述
AM79C32AJC Digital Subscriber Controller⑩ (DSC⑩) Circuit
AM79C32AVC Digital Subscriber Controller⑩ (DSC⑩) Circuit
AM79C850KC SUPERNET-R 3
AM79C850KCW SUPERNET-R 3
AM79C864AKC Physical Layer Controller With Scrambler (PLC-S)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C32AJC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Digital Subscriber Controller⑩ (DSC⑩) Circuit
AM79C32AJC/D 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述:
AM79C32AJC/E 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C32AJC/E4 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C32AJCB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*