- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366549 > AM79C32A (Advanced Micro Devices, Inc.) Digital Subscriber Controller⑩ (DSC⑩) Circuit PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C32A |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| 中文描述： | 數(shù)字用戶控制器⑩法（DSC⑩）電路 |
| 文件頁(yè)數(shù)： | 11/101頁(yè) |
| 文件大?。?/td> | 1607K |
| 代理商： | AM79C32A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)
Am79C30A/32A Data Sheet
11
Bc buffers must be accessed within 122.4 μs. This is to
prevent erroneous data transfers. Only one interrupt is
used to signal accessibility for both B channels of the S
Interface. Since the data transfer must occur synchro-
nously to the S Interface, any data access to either Bb
or Bc or both must be made within the122.4 μs limit.
Note that even though only a single interrupt is issued,
either or both S-Interface B channels must be serviced.
IR bits 2, 3, 5, 6, and 7, if set, indicate that a bit has
been set in the associated status or error register. All of
the interrupts generated by the Am79C30A/32A can be
individually disabled. In the case of IR bit 7, the inter-
rupt can also be masked by setting PPIER bit 7 to 0.
DMR1, DMR2, DMR3, LMR2, MCR4, and MF control
the mask conditions that affect the INT pin. The INT pin
is activated only by interrupts that are not disabled. The
Interrupt Register reflects the status of enabled inter-
rupts. The INT pin can be disabled by setting INIT Reg-
ister bit 2 to a logical 1.
The Am79C30A/32A has facilities that allow the micro-
processor to read the status registers (status update is
inhibited during status read) or the IR at any time dur-
ing functional operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C32AJC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AVC | Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C850KC | SUPERNET-R 3 |
| AM79C850KCW | SUPERNET-R 3 |
| AM79C864AKC | Physical Layer Controller With Scrambler (PLC-S) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C32AJC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Digital Subscriber Controller⑩ (DSC⑩) Circuit |
| AM79C32AJC/D | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: 制造商:AMD 功能描述: |
| AM79C32AJC/E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C32AJC/E4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C32AJCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ISDN Line Interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。