- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366543 > AM486DX2 (Advanced Micro Devices, Inc.) Am5X86⑩ Microprocessor Family PDF資料下載
參數(shù)資料
| 型號(hào)： | AM486DX2 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Am5X86⑩ Microprocessor Family |
| 中文描述： | Am5X86⑩微處理器家族 |
| 文件頁數(shù)： | 40/67頁 |
| 文件大?。?/td> | 1613K |
| 代理商： | AM486DX2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
40
Am5
X
86 Microprocessor
AMD
context normally consists of the CPU registers that
fully represent the processor state.
I
Context Switch:
A context switch is the process of
either saving or restoring the context. The SMM dis-
cussion refers to the context switch as the process
of saving/restoring the context while invoking/exiting
SMM, respectively.
I
SMSAVE:
A mechanism that saves and restores all
internal registers to and from SMRAM.
7.3
System Management Interrupt
Processing
The system interrupts the normal program execution
and invokes SMM by generating a System Management
Interrupt (SMI) to the CPU. The CPU services the SMI
by executing the following sequence (see Figure 22).
1.
The CPU asserts the SMIACT signal, instructing the
system to enable the SMRAM.
The CPU saves its state (internal register) to SM-
RAM. It starts at the SMBASE relative address lo-
cation (see Section 7.3.3), and proceeds downward
in a stack-like fashion.
The CPU switches to the SMM processor environ-
ment (an external pseudo-real mode).
The CPU then jumps to the absolute address of
SMBASE + 8000h in SMRAM to execute the SMI
handler. This SMI handler performs the system
management activities.
Note:
If the SMRAM shares the same physical address
location with part of the system RAM, it is “overlaid”
SMRAM. To preserve cache consistency and correct
SMM operation in systems using overlaid SMRAM, the
cache must be flushed via the FLUSH pin when entering
SMM.
2.
3.
4.
5.
The SMI handler then executes the RSM instruction
which restores the CPU’s context from SMRAM,
deasserts the SMIACT signal, and then returns con-
trol to the previously interrupted program execution.
SMI
#1
#2
#3
Instr
Instr
Instr
State Save
SMI Handler
State Restore
#4
#5
Instr
Instr
SMI
SMIACT
Figure 22. Basic SMI Interrupt Service
RSM
I
Dedicated and secure memory space (SMRAM) for
SMI handler code and CPU state (context) data with
a status signal for the system to decode access to
that memory space, SMIACT
I
Resume (RSM) instruction, for exiting SMM
I
Special features, such as I/O Restart and I/O instruc-
tion information, for transparent power management
of I/O peripherals, and Auto HALT Restart
7.2
Terminology
The following terms are used throughout the discussion
of System Management mode.
I
SMM:
System Management mode. The operating
environment that the processor (system) enters
when servicing a System Management Interrupt.
I
SMI:
System Management Interrupt. This is the trig-
ger mechanism for the SMM interface. When SMI is
asserted (SMI pin asserted Low) it causes the pro-
cessor to invoke SMM. The SMI pin is the only
means of entering SMM.
I
SMI handler:
System Management mode handler.
This is the code that is executed when the processor
is in SMM. Example applications that this code might
implement are a power management control or a
system control function.
I
RSM:
Resume instruction. This instruction is used
by the SMI handler to exit the SMM and return to the
interrupted OS or application process.
I
SMRAM:
This is the physical memory dedicated to
SMM. The SMI handler code and related data reside
in this memory. The processor also uses this mem-
ory to store its context before executing the SMI han-
dler. The operating system and applications should
not have access to this memory space.
I
SMBASE:
This is a control register that contains the
base address that defines the SMRAM space.
I
Context:
This term refers to the processor state. The
SMM discussion refers to the context, or processor
state, just before the processor invokes SMM. The
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM486DX4 | High-Performance, Clock-Selectable, 3.3 V, 32-Bit Microprocessor(3.3V高性能時(shí)鐘可選32位微處理器) |
| AM49DL320BGB701S | 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 32 Mbit (2M x 16-Bit) Pseudo Static RAM |
| AM49DL320BGB701T | 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 32 Mbit (2M x 16-Bit) Pseudo Static RAM |
| AM49DL320BGB851S | 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 32 Mbit (2M x 16-Bit) Pseudo Static RAM |
| AM49DL320BGB851T | 32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 32 Mbit (2M x 16-Bit) Pseudo Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM486DX2-66V16BGC | 制造商:Advanced Micro Devices 功能描述:MPU AM486 RISC 32-Bit 0.35um 66MHz 5V 168-Pin PGA |
| AM486DX2-66V16BGI | 制造商:Advanced Micro Devices 功能描述:MPU AM486 RISC 32-Bit 0.35um 66MHz 5V 168-Pin PGA |
| AM486DX2-66V16BHI | 制造商:Advanced Micro Devices 功能描述:MPU AM486 RISC 32-Bit 0.35um 66MHz 5V 208-Pin SQFP |
| AM486DX4100C16BGI | 制造商:AMD 功能描述:* |
| AM486DX5-133V16BHC | 制造商:Advanced Micro Devices 功能描述:MPU AM486 RISC 32-Bit 0.35um 133MHz 5V 208-Pin SQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。