- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AKD4564 (Asahi Kasei Microsystems Co.,Ltd) 16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AKD4564 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP |
| 中文描述： | 16位編解碼器，配有ALC和麥克風(fēng)/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁數(shù)： | 29/48頁 |
| 文件大?。?/td> | 382K |
| 代理商： | AKD4564 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ASAHI KASEI
[AK4564]
MS0140-E-01
2002/07
- 29 -
n
FADEIN Mode
In FADEIN Mode, the IVOL value increase gradually by the step set by FDATT1-0 bits when FDIN bit changes from “0”
to “1”. The FADEIN period is set by FSTM, REF7-0, FDATT1-0 and FDTM1-0 bits. The FADEIN operation is done by
the zero crossing detection. The operation stops when the IVOL value becomes the REF value or the limiter detection
level (LMTH). If the limiter operation is done during FADAIN period, the FADEIN operation stops and the ALC1
operation starts.
NOTE: When FDIN and FDOUT bits are set to “1” at the same time, FADEOUT operation is prior to FADEIN operation.
SDTO Output
ALC1 bit
FDIN bit
(1) (2)
(3)
(4)
(5)
Figure 23. Example for controlling sequence in FADEIN operation
(1) WR (ALC1 = FDIN = “0”): The ALC1 operation is disabled. To start the FADEIN operation, FDIN bit is written in
“0”.
(2) WR (IVOL = “00H”): IVOL output is muted.
The writing to IVOL should wait a zero crossing timeout
period set by ZTM1-0 bits.
(3) WR (ALC1 = FDIN = “1”): The FADEIN operation starts. The IVOL is fade-in from MUTE state.
(4) The FADEIN operation is done until the limiter detection level (LMTH1-0) or the reference level (REF7-0). After
completing the FADEIN operation. The FADEIN operation is completed and the ALC1 operation starts.
(5) FADEIN time is set by REF7-0, FDTM1-0, FSTM and FDATT bits
e.g. REF7-0 = E1H(225 dec), FDTM1-0 = 40ms, FDATT1-0 = 2 step
(225 x FDTM1-0) / FDATT1-0 = 225 x 40ms /2 = 4.5s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4565 | LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| AK4565VF | LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| AK4566 | 20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4566VN | 20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4569 | 20-Bit Stereo CODEC with IPGA & HP-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AKD4565 | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.A for AK4565 |
| AKD4566 | 制造商:AKM 制造商全稱:AKM 功能描述:20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AKD4569 | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.A for AK4569 |
| AKD4571 | 制造商:AKM 制造商全稱:AKM 功能描述:USB Interface Audio CODEC |
| AKD4584 | 制造商:AKM 制造商全稱:AKM 功能描述:24Bit 96kHz Audio CODEC with DIT/DIR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。