- 您現(xiàn)在的位置：買賣IC網 > PDF目錄385093 > AKD4564 (Asahi Kasei Microsystems Co.,Ltd) 16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AKD4564 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16BIT CODEC WITH BUILT-IN ALC AND MIC/HP/SPK-AMP |
| 中文描述： | 16位編解碼器，配有ALC和麥克風/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁數(shù)： | 24/48頁 |
| 文件大小： | 382K |
| 代理商： | AKD4564 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ASAHI KASEI
[AK4564]
MS0140-E-01
2002/07
- 24 -
n
SPEAKER BLOCK
The output signal from DAC is converted into a mono signal, [(L+R)/2], and is supplied to Speaker-Amp via ALC2
circuit. This Speaker-Amp has a monaural output by BTL, which can be output up to 80mW at 8
. Speaker Blocks
(MOUT, ALC2 and Speaker-Amp) can be powered-up/down by SPKP bit. When SPKP bit is “0”, MOUT, SP0 and SP1
pins go Hi-Z. When SPPS bit is “0” and SPKP bit is “1”, Speaker-Amp becomes Power-Save-Mode. Then SP0 pin goes
Hi-Z and SP1 pin is output to SVDD/2 via 100k
(typ.).
When PDN pin changes from “L” to “H” after power-up, Speaker-Amp goes to Power-Save-Mode. In Power-Save-Mode,
SP1 pin gradually become HVCM voltage via an internal resistor (typ.200k
) from Hi-Z to decrease a pop noise. When
Power-down (SPKP = “0”), the pop noise can be decreased by controlling via Power-Save-Mode.
* When Headphone-Amp and Speaker-Amp are powered-up at the same time, refer to the condition of
“Note 7”, “Note 8” and “Note 10”.
1. Mono Output
MOUT pin outputs analog mixed signal, [(L+R)/2] of DAC output. When MOUT bit is “0”, this output is disabled and
MOUT pin goes to VCOM voltage. The load impedance is 10k
(min.). When SPKP bit is “0”, MOUT pin becomes
Power-Down-Mode and outputs Hi-Z.
2. ALC2
The input resistance of ALC2 is 23k
(typ.) and centered around VCOM voltage. The level diagram of ALC2
operation is shown in Figure 19
ALC2 limiter detection level is –6.5dBV regardless of power supply voltage. When the input signal level exceeds
–6.5dBV (=FS-2dB@AVDD=2.8V), the output level of ALC2 is limited.
When the signal over –6.5dBV and is input continuously to the ALC2 circuit, the changing period of ALC2 limiter
operation is 2/fs=42
μ
s@fs=48kHz and the output level is attenuated by 0.5dB/step. The ALC2 recovery operation is
done by zero crossing detection and the output is gained by 1dB/step. The ALC2 recovery operation is done until the
output level of Speaker-Amp goes to –8.5dBV(=FS-4dB@AVDD=2.8V). The ALC2 recovery operation period is fixed
to 2048/fs=42.7mS@fs=48kHz. When inputting signal between –6.5dBV and –8.5dBV, both the limiter and recovery
operations of ALC2 are not done.
When PDN pin changes from “L” to “H” or SPKP bit changes from “0” to “1”, the initilizing cycle (2048/fs = 42.7ms
@fs=48kHz) starts. ALC2 is disabled during initilizing cycle, ALC2 starts after finishing the initilizing cycle.
Parameter
ALC2 Limiter operation
Operation Start Level
-6.5dBV
fs=48kHz
2/fs = 42
μ
s
Period
fs=32kHz
2/fs = 63
μ
s
Zero Crossing Detection
No
ATT/GAIN
0.5dB step
Table 4. Content of ALC2
ALC2 Recovery operation
-8.5dBV
2048/fs = 42.7ms
2048/fs = 64ms
Yes(Timeout = 2048/fs )
1dB step
相關PDF資料 |
PDF描述 |
|---|---|
| AK4565 | LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| AK4565VF | LOW POWER 20BIT CODEC WITH BUILT IN ALC |
| AK4566 | 20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4566VN | 20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AK4569 | 20-Bit Stereo CODEC with IPGA & HP-AMP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AKD4565 | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.A for AK4565 |
| AKD4566 | 制造商:AKM 制造商全稱:AKM 功能描述:20bit Stereo CODEC with built-in IPGA & HP-AMP |
| AKD4569 | 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.A for AK4569 |
| AKD4571 | 制造商:AKM 制造商全稱:AKM 功能描述:USB Interface Audio CODEC |
| AKD4584 | 制造商:AKM 制造商全稱:AKM 功能描述:24Bit 96kHz Audio CODEC with DIT/DIR |
發(fā)布緊急采購，3分鐘左右您將得到回復。