- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385095 > AK5701KN (Asahi Kasei Microsystems Co.,Ltd) 16-Bit ツヒ Stereo ADC with PLL & MIC-AMP PDF資料下載
參數(shù)資料
| 型號： | AK5701KN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 16-Bit ツヒ Stereo ADC with PLL & MIC-AMP |
| 中文描述： | 16位ツヒ立體聲ADC帶鎖相環(huán) |
| 文件頁數(shù)： | 23/64頁 |
| 文件大?。?/td> | 747K |
| 代理商： | AK5701KN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
[AK5701]
When PLL reference clock input is EXLRCK or EXBCLK pin, the sampling frequency is selected by FS3 and FS2 bits
(
Table 6
).
FS3 bit
FS2 bit
Mode
FS1 bit
Sampling Frequency
Range
7.35kHz
≤
fs
≤
12kHz
12kHz < fs
≤
24kHz
FS0 bit
0
0
0
1
x
x
x
x
0
1
(default
)
2
1
x
x
x
24kHz < fs
≤
48kHz
Others
Others
N/A
(x: Don’t acre, N/A: Not available)
Table 6. Setting of Sampling Frequency at PMPLL bit = “1” and Reference=EXLRCK/EXBCLK
■
PLL Unlock State
1) PLL Master Mode (PMPLL bit = “1”, M/S bit = “1”)
In this mode, LRCK and BCLK pins go to “L” and irregular frequency clock is output from the MCKO pin at MCKO bit
is “1” before the PLL goes to lock state after PMPLL bit = “0”
“1”. If MCKO bit is “0”, the MCKO pin changes to “L”
(
Table 7
).
In DSP Mode 0 and 1, BCLK and LRCK start to output corresponding to Lch data after PLL goes to lock state by setting
PMPLL bit = “0”
“1”. When MSBS and BCKP bits are “01” or “10” in DSP Mode 0 and 1, BCLK “H” time of the first
pulse becomes 1/(256fs) shorter than “H” time except for the first pulse.
When sampling frequency is changed, BCLK and LRCK pins do not output irregular frequency clocks but go to “L” by
setting PMPLL bit to “0”.
MCKO pin
PLL State
MCKO bit = “0”
After that PMPLL bit “0”
“1”
“L” Output
PLL Unlock (except above case)
“L” Output
BCLK pin
LRCK pin
MCKO bit = “1”
Invalid
Invalid
“L” Output
Invalid
“L” Output
Invalid
1fs Output
(
Note 30
)
PLL Lock
“L” Output
See
Table 9
See
Table 10
Note 30. LRCK becomes 2fs at DSP Mode 1.
Table 7. Clock Operation at PLL Master Mode (PMPLL bit = “1”, M/S bit = “1”)
2) PLL Slave Mode (PMPLL bit = “1”, M/S bit = “0”)
In this mode, an invalid clock is output from the MCKO pin before the PLL goes to lock state after PMPLL bit = “0”
“1”. After that, the clock selected by
Table 9
is output from the MCKO pin when PLL is locked. ADC and DAC output
invalid data when the PLL is unlocked. For DAC, the output signal should be muted by writing “0” to DACL, DACH and
DACS bits.
MCKO pin
PLL State
MCKO bit = “0”
“L” Output
“L” Output
“L” Output
MCKO bit = “1”
Invalid
Invalid
See
Table 9
After that PMPLL bit “0”
“1”
PLL Unlock (except above case)
PLL Lock
Table 8. Clock Operation at PLL Slave Mode (PMPLL bit = “1”, M/S bit = “0”)
MS0404-E-02
2007/08
- 23 -
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK5701_07 | 16-Bit ツヒ Stereo ADC with PLL & MIC-AMP |
| AK5701VN | 16-Bit ツヒ Stereo ADC with PLL & MIC-AMP |
| AK5701 | digital audio 16bit A/D converter |
| AK5702 | 4-Channel ADC with PLL & MIC-AMP |
| AK5702VN | 4-Channel ADC with PLL & MIC-AMP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK5701KNP-L | 制造商:AKM Semiconductor Inc 功能描述:AK5701KNP-L |
| AK5701VN | 制造商:AKM 制造商全稱:AKM 功能描述:PLL & MIC-AMP 16-Bit Stereo ADC |
| AK5701VNP-L | 功能描述:IC ADC AUDIO STER 16BIT 24QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標(biāo)準(zhǔn)包裝:1 系列:- 類型:電機(jī)控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
| AK5702 | 制造商:AKM 制造商全稱:AKM 功能描述:portable digital audio 16bit A/D converter |
| AK5702VN | 制造商:AKM 制造商全稱:AKM 功能描述:4-Channel ADC with PLL & MIC-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。