- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385094 > AK4683EQ (ASAHI KASEI POWER DEVICES CORP) Asynchronous Multi-Channel Audio CODEC with DIR/T PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4683EQ |
| 廠(chǎng)商： | ASAHI KASEI POWER DEVICES CORP |
| 元件分類(lèi)： | 消費(fèi)家電 |
| 英文描述： | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-64 |
| 文件頁(yè)數(shù)： | 63/84頁(yè) |
| 文件大?。?/td> | 1077K |
| 代理商： | AK4683EQ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)
[AK4683]
MS0427-E-02
2007/04
- 63 -
(2)-2. WRITE Operations
Set R/W bit = “0” for the WRITE operation of the AK4683.
After receipt the start condition and the first byte, the AK4683 generates an acknowledge, and awaits the second byte
(register address). The second byte consists of the address for control registers of AK4683. The format is MSB first, and
those most significant 3-bits are “Don’t care”.
*
*
*
A4
A3
A2
A1
A0
(*: Don’t care)
Figure 45. The Second Byte
After receipt the second byte, the AK4683 generates an acknowledge, and awaits the third byte. Those data after the
second byte contain control data. The format is MSB first, 8bits.
D7
D6
D5
D4
D3
D2
D1
D0
Figure 46. Byte structure after the second byte
The AK4683 is capable of more than one byte write operation by one sequence.
After receipt of the third byte, the AK4683 generates an acknowledge, and awaits the next data again. The master can
transmit more than one words instead of terminating the write cycle after the first data word is transferred. After the
receipt of each data, the internal 5bits address counter is incremented by one, and the next data is taken into next
address automatically. If the address exceed 1FH prior to generating the stop condition, the address counter will “roll
over” to 00H and the previous data will be overwritten.
SDA
S
T
A
R
T
A
C
K
A
C
K
S
Slave
Address
A
C
K
Register
Address(n)
Data(n)
P
S
T
O
P
Data(n+x)
A
C
K
Data(n+1)
Figure 47. WRITE Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4683 | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4702EQ | 2ch DAC with AV SCART switch |
| AK4702 | 2CH DAC WITH AV SCART SWITCH |
| AK4703 | AV SCART switch |
| AK4703VQ | AV SCART switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4683EQP | 制造商:AKM Semiconductor Inc 功能描述:Audio Codec 2ADC / 4DAC 24-Bit 64-Pin LQFP |
| AK4685 | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
| AK4685EQ | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
| AK4686 | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector |
| AK4686EQ | 制造商:AKM 制造商全稱(chēng):AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。