- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4683EQ (ASAHI KASEI POWER DEVICES CORP) Asynchronous Multi-Channel Audio CODEC with DIR/T PDF資料下載
參數(shù)資料
| 型號： | AK4683EQ |
| 廠商： | ASAHI KASEI POWER DEVICES CORP |
| 元件分類： | 消費家電 |
| 英文描述： | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 61/84頁 |
| 文件大?。?/td> | 1077K |
| 代理商： | AK4683EQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
[AK4683]
MS0427-E-02
2007/04
- 61 -
(2). I
2
C bus control mode (I2C pin = “H”)
AK4683 supports the standard-mode I
2
C-bus (max: 100kHz). Then AK4683 does not support a fast-mode I
2
C-bus
system (max: 400kHz).
(2)-1. Data transfer
All commands are preceded by a START condition. After the START condition, a slave address is sent. After the
AK4683 recognizes the START condition, the device interfaced to the bus waits for the slave address to be transmitted
over the SDA line. If the transmitted slave address matches an address for one of the devices, the designated slave
device pulls the SDA line to LOW (ACKNOWLEDGE). The data transfer is always terminated by a STOP condition
generated by the master device.
(2)-1-1. Data validity
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is LOW except for the START and the STOP condition.
SCL
SDA
DATA LINE
STABLE :
DATA VALID
CHANGE
OF DATA
ALLOWED
Figure 41. Data transfer
(2)-1-2. START and STOP condition
A HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition. All sequences start from
the START condition.
A LOW to HIGH transition on the SDA line while SCL is HIGH defines a STOP condition. All sequences end by the
STOP condition.
SCL
SDA
START CONDITION
Figure 42. START and STOP conditions
相關PDF資料 |
PDF描述 |
|---|---|
| AK4683 | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4702EQ | 2ch DAC with AV SCART switch |
| AK4702 | 2CH DAC WITH AV SCART SWITCH |
| AK4703 | AV SCART switch |
| AK4703VQ | AV SCART switch |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4683EQP | 制造商:AKM Semiconductor Inc 功能描述:Audio Codec 2ADC / 4DAC 24-Bit 64-Pin LQFP |
| AK4685 | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
| AK4685EQ | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
| AK4686 | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector |
| AK4686EQ | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector |
發(fā)布緊急采購，3分鐘左右您將得到回復。