參數(shù)資料
型號： AK4683EQ
廠商： ASAHI KASEI POWER DEVICES CORP
元件分類： 消費家電
英文描述： Asynchronous Multi-Channel Audio CODEC with DIR/T
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝： 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-64
文件頁數(shù)： 25/84頁
文件大?。?/td> 1077K
代理商： AK4683EQ
[AK4683]
MS0427-E-02
2007/04
- 25 -
OPERATION OVERVIEW (ADC/DAC/PORTA, B part)
■
System Clock
The AK4683 has two audio serial interface (PORTA, B), can operate these PORTs with asynchronous. At each PORT,
the external clocks, which are required to operate the AK4683, are MCLK, LRCK and BICK. The MCLK should be
synchronized with LRCK but the phase is not critical.
The CLKA1-0, CLKB1-0bits select the clock sources for each PORT (Table 8, Table 9). The MSA and MSB bits select
the master/slave mode (Table 16, Table 17).
The block that is connected to PORTA/B and the block that is connected to the PORT indirectly operate at the same
clock as the PORTA/B selects. e. g. When the DAC selects the ADC data while the PORTB selects the ADC data also,
the DAC operates same clock as the PORTB selects. The block that isn’t connected to PORTA/B is automatically
connected to the Clock Gen C and operates the same clock as the Clock Gen C selects with the CLKL1-0 bits (Table
10).
In master mode, the CKSIA2-0, OLRA1-0, BICKAF, CKSB2-0 bits select the clock frequency (Table 11, Table 12 ,
Table 13, Table 14). In master mode, external clock (MCLK) should always be supplied except in the power-down
mode. The AK4683 is in power-down mode until MCLK will be supplied, when reset was canceled by Power-ON and
so on. At PORTA, the input/output data has independent LRCK (ILRCKA/OLRCKA) and common BICK (BICKA).
The ILRCK and OLRCK can operate at different sample rate but synchronized each other (Table 12).
In slave mode, external clocks (MCLK, BICK, LRCK) should always be present whenever the AK4683 is in normal
operation mode (PDN pin = “H”). The master clock (MCLK) should be synchronized with LRCK but the phase is not
critical. If these clocks are not provided, the AK4683 may draw excess current because the device utilizes dynamic
refreshed logic internally. If the external clocks are not present, the AK4683 should be in the power-down mode (PDN
pin = “L”) or in the reset mode (RSTN1 bit = “0”). After exiting reset at power-up etc., the AK4683 is in the
power-down mode until MCLK and LRCK are input.
When the block selects RMCLK as clock source, the sample rate of the PORT in the master mode or ADC/DAC
connecting to the Clock Gen C is forced to the same rate as DIR. The DFSAD, DFSDA1-0 bits should be controlled
properly.
Note: When PORTA and PORTB operate synchronously, PORTB must not be the in Master Mode. In that case
the PORTA must be in the Master Mode, or both PORTA and PORTB must be in the Slave Mode with
supplying the same BICK and LRCK.
相關(guān)PDF資料
PDF描述
AK4683 Asynchronous Multi-Channel Audio CODEC with DIR/T
AK4702EQ 2ch DAC with AV SCART switch
AK4702 2CH DAC WITH AV SCART SWITCH
AK4703 AV SCART switch
AK4703VQ AV SCART switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4683EQP 制造商:AKM Semiconductor Inc 功能描述:Audio Codec 2ADC / 4DAC 24-Bit 64-Pin LQFP
AK4685 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O
AK4685EQ 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O
AK4686 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector
AK4686EQ 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*