- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4683EQ (ASAHI KASEI POWER DEVICES CORP) Asynchronous Multi-Channel Audio CODEC with DIR/T PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4683EQ |
| 廠商： | ASAHI KASEI POWER DEVICES CORP |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-64 |
| 文件頁數(shù)： | 42/84頁 |
| 文件大小： | 1077K |
| 代理商： | AK4683EQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
[AK4683]
MS0427-E-02
2007/04
- 42 -
■
Power ON/OFF Sequence
The each block of the AK4683 are placed in the power-down mode by bringing PDN pin “L” and both digital filters are
reset at the same time. PDN pin “L” also reset the control registers to their default values. In the power-down mode, the
analog outputs go to VCOM voltage and SDTOA,B, DZF/OVF pin go to “L”. This reset should always be done after
power-up.
In slave mode, after exiting reset at power-up etc., the AK4683 starts to operate from the rising edge of LRCK after
MLCK, then the device is in the power-down mode until MCLK and LRCK are input. In slave mode or Internal Loop
Mode, the AK4683 starts to operate by the input of MLCK after exiting reset.
The analog initialization cycle of ADC starts after exiting the power-down mode. Therefore, the output data, SDTO
becomes available after 522/fs cycles of LRCK clock. In case of the DAC, an analog initialization cycle starts after
exiting the power-down mode. The analog outputs are VCOM voltage during the initialization. Figure 23 hows the
sequences of the power-down and the power-up.
The ADC and all DACs can be powered-down individually by PWAD bit , PWDA bit and PWDA2-1 bits. These bits
don’t initialize the internal register values. When PWAD bit = “0” and selecting ADC, the SDTOA(SDTOB) pin goes
to “L”. When PWDA bit and PWDA1-2 bits = “0”, the analog outputs go to VCOM voltage and DZF/OVF pin go to
“H”. Since some click noise may occur, the analog output should muted externally if the click noise influences system
application.
Power
ADC Internal
State
PDN
Clock In
MCLK,LRCK,SCLK
ADC In
(Analog)
ADC Out
(Digital)
DAC Internal
State
DAC In
(Digital)
DAC Out
(Analog)
External
Mute
Mute ON
(9)
DZF1/DZF2
Power-down
Don’t care
GD
“0”data
Power-down
“0”data
GD
(3)
(3)
(4)
(6)
(7)
(8)
522/fs
Init Cycle
Normal Operation
(1)
GD
Normal Operation
GD
(5)
(6)
516/fs
Init Cycle
(2)
10
～
11/fs (10)
Mute ON
“0”data
“0”data
Don’t care
Notes:
(1) The analog part of ADC is initialized after exiting the power-down state.
(2) The analog part of DAC is initialized after exiting the power-down state.
(3) Digital output corresponding to analog input and analog output corresponding to digital input have the group
delay (GD).
(4) ADC output is “0” data at the power-down state.
(5) Click noise occurs at the end of initialization of the analog part. Please mute the digital output externally if the
click noise influences system application.
(6) Click noise occurs at the falling edge of PDN and at 512/fs(DAC1) and 512/fs +96ms(DAC2) after the rising
edge of PDN.
(7) When the external clocks
(MCLK, BICKA (BICKB), LRCKA (LRCKB))
are stopped, the AK4683 should be in the
power-down mode.
(8) DZF/OVF pin is “L” in the power-down mode (PDN pin = “L”).
(9) Please mute the analog output externally if the click noise (6) influences system application.
(10) DZF pin = “L” for 10
～
11/fs after PDN= “
↑
”.
Figure 23. Power-down/up sequence example
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4683 | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4702EQ | 2ch DAC with AV SCART switch |
| AK4702 | 2CH DAC WITH AV SCART SWITCH |
| AK4703 | AV SCART switch |
| AK4703VQ | AV SCART switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4683EQP | 制造商:AKM Semiconductor Inc 功能描述:Audio Codec 2ADC / 4DAC 24-Bit 64-Pin LQFP |
| AK4685 | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
| AK4685EQ | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
| AK4686 | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector |
| AK4686EQ | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。