參數(shù)資料
型號: AK4683EQ
廠商: ASAHI KASEI POWER DEVICES CORP
元件分類: 消費(fèi)家電
英文描述: Asynchronous Multi-Channel Audio CODEC with DIR/T
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝: 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-64
文件頁數(shù): 12/84頁
文件大?。?/td> 1077K
代理商: AK4683EQ
[AK4683]
MS0427-E-02
2007/04
- 12 -
SWITCHING CHARACTERISTICS
(Ta=25
°
C; AVDD1, AVDD2, DVDD, PVDD, HVDD=4.5
5.5V; TVDD=2.7
5.5V; C
L
=20pF; Note 18)
Parameter
Master Clock Timing
Crystal Resonator
Frequency
External Clock
Frequency
Duty
MCKO Output
Frequency
Duty (Note 19)
(Note 20)
PLL Clock Recover Frequency (RX0-3)
Master Clock
256fsn, 128fsd:
Pulse Width Low
Pulse Width High
384fsn, 192fsd:
Pulse Width Low
Pulse Width High
512fsn, 256fsd, 128fsq:
Pulse Width Low
Pulse Width High
Symbol
fXTAL
fECLK
dECLK
fMCK
dMCLK
dMCK
fpll
fCLK
tCLKL
tCLKH
fCLK
tCLKL
tCLKH
fCLK
tCLKL
tCLKH
min
11.2896
4.096
40
4.096
40
typ
50
50
33
-
max
24.576
24.576
60
24.576
60
Units
MHz
MHz
%
MHz
%
%
kHz
MHz
ns
ns
MHz
ns
ns
MHz
ns
ns
kHz
kHz
kHz
%
kHz
ns
ns
kHz
ns
ns
kHz
kHz
kHz
%
kHz
ns
kHz
ns
ns
1/fs
32
8.192
27
27
12.288
20
20
16.384
15
15
32
64
120
45
32
1/256fs
1/256fs
64
1/128fs
1/128fs
32
64
120
32
192
12.288
18.432
24.576
LRCKA (LRCKB) Timing (Slave Mode)
Normal mode
Normal Speed Mode
Double Speed Mode
Quad Speed Mode
Duty Cycle
TDM 256 mode
LRCKA frequency
“H” time
“L” time
TDM 128 mode
LRCKA frequency
“H” time
“L” time
LRCKA (LRCKB) Timing (Master Mode)
Normal mode
Normal Speed Mode
Double Speed Mode
Quad Speed Mode
Duty Cycle
TDM 256 mode
LRCKA frequency
“H” time (Note 21)
TDM 128 mode
LRCKA frequency
“H” time (Note 21)
Power-down & Reset Timing
PDN Pulse Width (Note 22)
PDN “
” to SDTO valid (Note 23)
Note 18. SDTOA is specified against OLRCKA, SDTIA1-3 are measured against ILRCKA.
Note 19. When MCKO1-0 bits = “01”, “10” or MCKO1-0 bits = “00” and CKSDT bit = “0”.
Note 20. When MCKO1-0 bits = “00” and CKSDT bit = “1” and the EXTCLK is selected by CM1-0 bits.
Duty = (“H” width) / (clock cycle) x 100
Note 21. “L” time at I
2
S format
Note 22. The AK4683 can be reset by bringing PDN “L” to “H” upon power-up.
Note 23. These cycles are the number of LRCKA (LRCKB) rising from PDN rising.
fsn
fsd
fsq
Duty
48
96
192
55
48
fsd
tLRH
tLRL
fsd
tLRH
tLRL
96
fsn
fsd
fsq
Duty
50
1/8fs
1/4fs
522
48
96
192
48
fsn
tLRH
fsd
tLRH
64
150
96
tPD
tPDV
相關(guān)PDF資料
PDF描述
AK4683 Asynchronous Multi-Channel Audio CODEC with DIR/T
AK4702EQ 2ch DAC with AV SCART switch
AK4702 2CH DAC WITH AV SCART SWITCH
AK4703 AV SCART switch
AK4703VQ AV SCART switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4683EQP 制造商:AKM Semiconductor Inc 功能描述:Audio Codec 2ADC / 4DAC 24-Bit 64-Pin LQFP
AK4685 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O
AK4685EQ 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O
AK4686 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector
AK4686EQ 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector