
[AK4683] 
MS0427-E-02 
2007/04 
- 12 - 
SWITCHING CHARACTERISTICS  
(Ta=25
°
C; AVDD1, AVDD2, DVDD, PVDD, HVDD=4.5
~
5.5V; TVDD=2.7
~
5.5V; C
L
=20pF; Note 18) 
Parameter 
Master Clock Timing
Crystal Resonator 
Frequency 
External Clock 
Frequency 
Duty 
MCKO Output 
Frequency 
Duty           (Note 19)
               (Note 20)
PLL Clock Recover Frequency (RX0-3) 
Master Clock 
256fsn, 128fsd: 
Pulse Width Low 
Pulse Width High 
384fsn, 192fsd: 
Pulse Width Low 
Pulse Width High 
512fsn, 256fsd, 128fsq: 
Pulse Width Low 
Pulse Width High 
Symbol 
fXTAL 
fECLK 
dECLK 
fMCK 
dMCLK 
dMCK 
fpll 
fCLK 
tCLKL 
tCLKH 
fCLK 
tCLKL 
tCLKH 
fCLK 
tCLKL 
tCLKH 
min 
11.2896 
4.096 
40 
4.096 
40 
typ 
50 
50 
33 
- 
max 
24.576 
24.576 
60 
24.576 
60 
Units
MHz
MHz
% 
MHz
% 
% 
kHz 
MHz
ns 
ns 
MHz
ns 
ns 
MHz
ns 
ns 
kHz 
kHz 
kHz 
% 
kHz 
ns 
ns 
kHz 
ns 
ns 
kHz 
kHz 
kHz 
% 
kHz 
ns 
kHz 
ns 
ns 
1/fs 
32 
8.192 
27 
27 
12.288 
20 
20 
16.384 
15 
15 
32 
64 
120 
45 
32 
1/256fs 
1/256fs 
64 
1/128fs 
1/128fs 
32 
64 
120 
32 
192 
12.288 
18.432 
24.576 
LRCKA (LRCKB) Timing (Slave Mode)
Normal mode
Normal Speed Mode 
Double Speed Mode 
Quad Speed Mode 
Duty Cycle
TDM 256 mode
LRCKA frequency 
“H” time 
“L” time
TDM 128 mode
LRCKA frequency 
“H” time 
“L” time
LRCKA (LRCKB) Timing (Master Mode)
Normal mode
Normal Speed Mode 
Double Speed Mode 
Quad Speed Mode 
Duty Cycle
TDM 256 mode
LRCKA frequency 
“H” time                       (Note 21)
TDM 128 mode
LRCKA frequency 
“H” time                       (Note 21)
Power-down & Reset Timing 
PDN Pulse Width            (Note 22)
PDN “
↑
” to SDTO valid      (Note 23) 
Note 18. SDTOA is specified against OLRCKA, SDTIA1-3 are measured against ILRCKA. 
Note 19. When MCKO1-0 bits = “01”, “10” or MCKO1-0 bits = “00” and CKSDT bit = “0”. 
Note 20. When MCKO1-0 bits = “00” and CKSDT bit = “1” and the EXTCLK is selected by CM1-0 bits. 
Duty = (“H” width) / (clock cycle) x 100 
Note 21. “L” time at I
2
S format 
Note 22. The AK4683 can be reset by bringing PDN “L” to “H” upon power-up. 
Note 23. These cycles are the number of LRCKA (LRCKB) rising from PDN rising. 
fsn 
fsd 
fsq 
Duty 
48 
96 
192 
55 
48 
fsd 
tLRH 
tLRL 
fsd 
tLRH 
tLRL 
96 
fsn 
fsd 
fsq 
Duty 
50 
1/8fs 
1/4fs 
522 
48 
96 
192 
48 
fsn 
tLRH 
fsd 
tLRH 
64 
150 
96 
  tPD 
  tPDV