- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4683EQ (ASAHI KASEI POWER DEVICES CORP) Asynchronous Multi-Channel Audio CODEC with DIR/T PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4683EQ |
| 廠商： | ASAHI KASEI POWER DEVICES CORP |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | 0.50 MM PITCH, LEAD FREE, PLASTIC, LQFP-64 |
| 文件頁(yè)數(shù)： | 45/84頁(yè) |
| 文件大?。?/td> | 1077K |
| 代理商： | AK4683EQ |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)
[AK4683]
MS0427-E-02
2007/04
- 45 -
■
Output Analog Volume (OPGA)
Volume range of the output analog volume is 0dB to -50dB and MUTE with by zero crossing detection. The OPGA is
operated by the clock for DAC. The zero crossing detection of Lch and Rch is worked independently. If there are no
zero-crossings, the level will then change after a timeout period; the timeout period scales with fs. When ZCE is “0”, it
is changed immediately without zero crossing detection.
When writing to OPGA4-0 bits continually, it should take an interval of zero crossing timeout period or more. If the
OPGA4-0 bits are changed before zero crossing, the volume of Lch and Rch may differ. When the volume that is same
as the present is set, the zero crossing counter isn’t reset and timeout according to the previous writing timing.
OPGA4-0
GAIN(dB)
STEP
1FH
+0
1EH
-1
1DH
-2
:
:
10H
-15
0FH
-16
0EH
-18
0DH
-20
:
:
05H
-36
04H
-38
03H
-42
02H
-46
01H
-50
00H
MUTE
Table 42. Output Analog Volume Setting
When ZCE bit is “1”, the Lch/Rch volume level are changed independently by zero crossing detection or zero crossing
timeout operation. The count of timer is doubled when DAC double speed mode, four times when DAC quad speed
mode.
DAC2 Sampling Speed
Normal Speed Mode
768/fs (16ms @fs=48kHz)
Double Speed Mode
1536/fs (16ms @fs=96kHz)
Quad Speed Mode
3072/fs (16ms @fs=192kHz)
Table 43. Zero crossing timeout
The OPGA is enable at PWDA bit = PWDA2 bit = “1”. The initializing of OPGA starts when DAC is powered up. This
initializing cycle is 96ms(@fs=48kHz). Writing to the OPGA4-0 during the initialization is ignored. The default volume
value is mute after power up. Initialization time is 512/fs+96ms(@fs=48kHz) after PDN pin = “H”.
DAC2 Sampling Speed
OPGA Initialization Time
Normal Speed Mode
4608/fs (96ms @fs=48kHz)
Double Speed Mode
9216/fs (96ms @fs=96kHz)
Quad Speed Mode
18432/fs (96ms @fs=192kHz)
Table 44. OPGA Initialization Time
LEVEL
(default)
1dB
17
2dB
11
4dB
3
1
Zero crossing timeout
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4683 | Asynchronous Multi-Channel Audio CODEC with DIR/T |
| AK4702EQ | 2ch DAC with AV SCART switch |
| AK4702 | 2CH DAC WITH AV SCART SWITCH |
| AK4703 | AV SCART switch |
| AK4703VQ | AV SCART switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4683EQP | 制造商:AKM Semiconductor Inc 功能描述:Audio Codec 2ADC / 4DAC 24-Bit 64-Pin LQFP |
| AK4685 | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
| AK4685EQ | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Differential Analog I/O |
| AK4686 | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector |
| AK4686EQ | 制造商:AKM 制造商全稱:AKM 功能描述:Multi-channel CODEC with Capless Stereo Selector |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。