- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4620A (Asahi Kasei Microsystems Co.,Ltd) 24 BIT 192KHZ AUDIO CODEC WITH IPGA PDF資料下載
參數(shù)資料
| 型號： | AK4620A |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| 中文描述： | 24位192kHz的音頻編解碼器單親遺傳算法 |
| 文件頁數(shù)： | 30/42頁 |
| 文件大?。?/td> | 395K |
| 代理商： | AK4620A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
ASAHI KASEI
[AK4620A]
MS0368-E-00
2004/12
- 30 -
Register Definitions
Addr Register Name
00H
Power Down Control
DEFAULT
PWDA: DAC power down
0: Power down
1: Power up (Default)
“0” powers down only the DAC section and then the AOUTs go to Hi-Z immediately. The contents of all
registers are not initialized and enabled to write to the registers. After exiting power down mode, the OATTs
fade in/out the setting value of the control register (06H & 07H). The analog output should be muted externally
as some pop noise may occur when entering and exiting this mode.
PWAD: ADC power down
0: Power down
1: Power up (Default)
“0” powers down only the ADC and then the SDTO goes “L” immediately. The IPGAs also go “00H”, but the
contents of all registers are not initialized and enabled to write to the registers. After exiting power down
mode, the IPGAs fade in the setting value of the control register (04H & 05H). At that time, the ADCs output
“0” during first 516 LRCK cycles.
PWVR: Vref power down
0: Power down
1: Power up (Default)
“0” powers all sections down and then both ADC and DAC do not operate. The contents of all register values
are not initialized and enabled to write to the registers. When PWAD and PWDA bits go to “0” and PWVR bit
goes to “1”, only the VREF section can be powered up.
ZOS: Zero-detection/ Overflow-detection control for #15 and 16 pins.
0: Overflow detection for ADC input (Default)
1: Zero detection for DAC input.
ZOE: Zero-detection / Overflow-detection Disable
0: Enable (Default)
1: Disable. Outputs “L”.
DZFB: Inverting Enable of DZF
0: DZF goes “H” at Zero Detection (Default)
1: DZF goes “L” at Zero Detection
SLOW: DAC Slow Roll-off Filter Enable
0: Sharp Roll-off Filter (Default)
1: Slow Roll-off Filter
D7
D6
DZFB
0
D5
ZOE
0
D4
ZOS
0
D3
0
0
D2
D1
D0
SLOW
0
PWVR
1
PWAD
1
PWDA
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4620AVF | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620B | 24-Bit 192kHz Audio CODEC with IPGA |
| AK4620BVF | 24-Bit 192kHz Audio CODEC with IPGA |
| AK4626A | High Performance Multi-channel Audio CODEC |
| AK4626AVQ | High Performance Multi-channel Audio CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4620AVF | 制造商:AKM 制造商全稱:AKM 功能描述:24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620AVFP-E2 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
| AK4620B | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 192kHz Audio CODEC with IPGA |
| AK4620BVF | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 192kHz Audio CODEC with IPGA |
| AK4620BVFPE2 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。