- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4620A (Asahi Kasei Microsystems Co.,Ltd) 24 BIT 192KHZ AUDIO CODEC WITH IPGA PDF資料下載
參數(shù)資料
| 型號： | AK4620A |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| 中文描述： | 24位192kHz的音頻編解碼器單親遺傳算法 |
| 文件頁數(shù)： | 26/42頁 |
| 文件大小： | 395K |
| 代理商： | AK4620A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
ASAHI KASEI
[AK4620A]
MS0368-E-00
2004/12
- 26 -
Power Down & Reset
The ADC and DAC of AK4620A are placed in power-down mode by bringing the PDN pin = “L”. Each digital filter is
also reset at the same time. The internal register values are initialized by bringing PDN pin to “L”. This reset should
always be done after power-up. As both control registers of the ADC and the DAC go to the reset state (RSTAD bit =
RSTDA bit = “0”), each register should be cleared after performing the reset. In the case of the ADC, an analog
initialization cycle starts after exiting the power-down or reset state. The output data (SDTO) is available after 516 cycles
of LRCK clock. This initialization cycle does not affect the DAC operation. Power down mode can be also controlled by
the registers (PWAD bit, PWDA bit).
The clocks can be stopped.
INITA: Initializing period of ADC analog section (516/fs).
PD: Power down state. The contents of all registers are held.
XXH, YYH: The current value in ATT registers.
FI: Fade in. After exiting power down and reset state, ATT value fades in.
FADE: After exiting power down and reset state, ATT value fades in/out.
(1) When RSTDA is “L” and OATT value is written to “XXH”, OATT value changes from FFH
to XXH according to fade operation.
(2) When PWDA is “L” and OATT value is written to “YYH”, OATT value changes from XXH
to YYH according to fade operation.
AOUT: Some pop noise may occur at “*”.
Figure 11. Reset & Power down sequence in serial mode
Power Supply
RSTAD(register)
RSTDA(register)
PWAD(register)
PWDA(register)
PWVR(register)
ADC Internal State
IATT
SDTO
OATT
AOUT
DAC Internal State
External Mute
Example
External clocks
PD Reset INITA
Normal
PD
INITA
Normal
00H
00H
→
XXH
XXH
00H 00H
→
XXH
XXH
“0”
“0”
FI
Output
FI
Output
PD
Reset
PD
Normal
Normal
FFH (1)
FFH
→
XXH
XXH
XXH(2)
XXH
→
YYH YYH
VCOM
Hi-z
FADE
Output
FADE
MCLK, LRCK, BICK
PDN pin
*
*
*
*
FFH
Hi-z
相關PDF資料 |
PDF描述 |
|---|---|
| AK4620AVF | 24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620B | 24-Bit 192kHz Audio CODEC with IPGA |
| AK4620BVF | 24-Bit 192kHz Audio CODEC with IPGA |
| AK4626A | High Performance Multi-channel Audio CODEC |
| AK4626AVQ | High Performance Multi-channel Audio CODEC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4620AVF | 制造商:AKM 制造商全稱:AKM 功能描述:24 BIT 192KHZ AUDIO CODEC WITH IPGA |
| AK4620AVFP-E2 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
| AK4620B | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 192kHz Audio CODEC with IPGA |
| AK4620BVF | 制造商:AKM 制造商全稱:AKM 功能描述:24-Bit 192kHz Audio CODEC with IPGA |
| AK4620BVFPE2 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。