- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4537VN (Asahi Kasei Microsystems Co.,Ltd) 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4537VN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16-Bit ツヒ Stereo CODEC with MIC/HP/SPK-AMP |
| 中文描述： | 16位ツヒ立體聲編解碼器與麥克風(fēng)/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁數(shù)： | 44/76頁 |
| 文件大?。?/td> | 576K |
| 代理商： | AK4537VN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
ASAHI KASEI
[AK4537]
MS0202-E-04
2005/04
- 44 -
Register Definitions
Addr
Register Name
00H
Power Management 1
R/W
Default
PMADL: ADC Lch Block Power Control
0: Power down (Default)
1: Power up
When the PMADL or PMADR bit changes from “0” to “1”, the initialization cycle (2081/fs=47.2ms
@44.1kHz) starts. After initializing, digital data of the ADC is output.
Analog
PMADL
PMADR
Lch
0
0
Power down
0
1
Power down
1
0
Power up
1
1
Power up
Table 22. ADC Block Power Control
PMMICL: MIC Power and IPGA Lch Block Power Control
0: Power down (Default)
1: Power up
PMIPGL: IPGA Lch Block Power Control
0: Power down (Default)
1: Power up
IPGA Lch Block is powered up if PMMICL or PMIPGL bit is “1” (see Table 23).
PMMICL
PMIPGL
MIC-Amp
0
0
Power down
0
1
Power down
1
0
Power up
1
1
Power up
Table 23. MIC-Amp and IPGA Lch Block Power Control
PMMO: Mono Line Out Power Control
0: Power down (Default)
1: Power up
PMLO: Stereo Line Out Power Control
0: Power down (Default)
1: Power up
PMBPM: Mono BEEP In Power Control
0: Power down (Default)
1: Power up
Even if PMBPM= “0”, the path is still connected between BEEPM and HP/SPK-Amp. BPMHP and BPMSP
bits should be set to “0” to disconnect these paths, respectively.
PMBPS: Stereo BEEP In Power Control
0: Power down (Default)
1: Power up
Even if PMBPS= “0”, the path is still connected between BEEPL/R and HP/SPK-Amp. BPSHP and BPSSP
bits should be set to “0” to disconnect these paths, respectively.
D7
D6
D5
D4
D3
D2
D1
D0
PMVCM
R/W
0
PMBPS
R/W
0
PMBPM
R/W
0
PMLO
R/W
0
PMMO
R/W
0
PMIPGL
R/W
0
PMMICL
R/W
0
PMADL
R/W
0
Digital
L/R
Power down
Power up
Power up
Power up
Rch
Power down
Power up
Power down
Power up
IPGA
Power down
Power up
Power up
Power up
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4538 | 16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4538VN | 16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4541VQ | AC’97 Rev 2.1 Multimedia Audio CODEC |
| AK4541 | AC’97 Rev 2.1 Multimedia Audio CODEC |
| AK4543 | AC’97 Rev 2.1 Multimedia Audio CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4537VNP-L | 制造商:AKM Semiconductor Inc 功能描述:AK4537VNP-L |
| AK4538 | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4538VN | 制造商:AKM 制造商全稱:AKM 功能描述:16Bit DS CODEC with MIC/HP/SPK-AMP |
| AK4541 | 制造商:AKM 制造商全稱:AKM 功能描述:AC’97 Rev 2.1 Multimedia Audio CODEC |
| AK4541VQ | 制造商:AKM 制造商全稱:AKM 功能描述:AC’97 Rev 2.1 Multimedia Audio CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。