- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385090 > AK4342EN (Asahi Kasei Microsystems Co.,Ltd) 24-Bit Stereo DAC with HP-AMP & 2V Line-Out PDF資料下載
參數(shù)資料
| 型號： | AK4342EN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 24-Bit Stereo DAC with HP-AMP & 2V Line-Out |
| 中文描述： | 24位立體聲DAC惠普腺苷 |
| 文件頁數(shù)： | 27/43頁 |
| 文件大?。?/td> | 580K |
| 代理商： | AK4342EN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
ASAHI KASEI
[AK4342]
MS0506-E-02
2006/07
- 27 -
System Reset
PDN pin must keep “L” until all power supply pins (AVDD, DVDD, PVDD, HVDD and TVDD) are applied. After they
are applied, PDN pin must be set to “H”. After exiting reset (PDN pin: “L”
“H”), all blocks (VCOM, DAC, HPL, HPR,
LAUX, RAUX, LOUT, ROUT and charge pump circuit) switch to the power-down state. The contents of the control
register are maintained until the reset is done.
DAC exits reset and power down state by MCLK edge after PMDAC bit is changed to “1”, and then DAC is powered up
and the internal timing starts clocking by LRCK edge. DAC is in power-down mode until MCLK and LRCK are input.
Power-Up/Down Sequence
Power Supply
(1)
PDN pin
PMVCM bit
Clock Input
PVEE pin
HPL/HPR pins
(
or LOUT/ROUT pins)
(4)
DAC Internal
State
Power Down
Normal Operation
PMCP bit
Power Down
(9)
PMHP bit
(or PMLO bit)
(2)
(7)
(10)
HMUTEL/R bits
(or LMUTE bit)
0V
PVEE
0V
Normal
MUTE
MUTE
(8)
(5)
0V
0V
PMDAC bit
(6)
(7)
0V
Normal
MUTE
MUTE
(9)
0V
(6)
(8)
Don’t care
Don’t care
LOUT/ROUT pins
(or HPL/HPR pins)
PMLO bit
(or PMHP bit)
LMUTE bit
(or HMUTEL/R bit)
(3)
Figure 20. Example of Power-up/down Sequence
(1) After Power Up: PDN pin “L”
“H”
“L” time (1) of 150ns or more is needed to reset the AK4342.
PDN pin must keep “L” until all power supply pins (AVDD, DVDD, PVDD, HVDD and TVDD) are applied.
After they are applied, PDN pin must be set to “H”.
(2) DFS1-0, DIF2-0, DEM1-0, FS3-0, PTS1-0, STS1-0, PUT1-0, LRP, BCKP and DACLR bits should be set during this
period before the DAC and charge pump circuit are powered-up.
(3) Supply the external clocks (MCLK, BICK, LRCK)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4343 | Stereo DAC with HP/RCV/SPK-AMP |
| AK4343EN | Stereo DAC with HP/RCV/SPK-AMP |
| AK4345 | 100dB 96kHz 24-Bit Stereo 3.3V ツヒ DAC with DIT |
| AK4345ET | 100dB 96kHz 24-Bit Stereo 3.3V ツヒ DAC with DIT |
| AK4346 | 3.3V 192kHz 24-Bit 6-Channel DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4342EN-L | 制造商:ASAHI 功能描述: |
| AK4342ENP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
| AK4343 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo DAC with built-in HP/RCV/SPK amplifier |
| AK434-3 | 功能描述:CABLE CENTRONICS F-F 3M RoHS:否 類別:電纜組件 >> D形，Centronics 系列:- 標準包裝:1 系列:- 配置:VHDCI 68 位置公型至公型 長度:10.00'（3.05m） 纜線類型:圓形 - 黑色 屏蔽:屏蔽 樣式:SCSI Ultra 2 |
| AK4343EN | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo DAC with HP/RCV/SPK-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復。