參數(shù)資料
型號: ADV7320
廠商: Analog Devices, Inc.
英文描述: Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
中文描述: 多格式視頻編碼器216兆赫六噪聲整形的12位DAC
文件頁數(shù): 44/88頁
文件大?。?/td> 1002K
代理商: ADV7320
ADV7320/ADV7321
Rev. 0 | Page 44 of 88
NO F
SC
RESET APPLIED
F
SC
PHASE = FIELD 4 OR 8
307
310
313
320
DISPLAY
START OF FIELD 4 OR 8
F
SC
RESET APPLIED
F
SC
RESET PULSE
F
SC
PHASE = FIELD 1
307
310
313
320
DISPLAY
START OF FIELD 4 OR 8
0
Figure 61. Subcarrier Reset Timing Diagram
LCC1
GLL
P19–P10
ADV7183A
VIDEO
DECODER
COMPOSITE
VIDEO
1
CLKIN_A
RTC_SCR_TR
DAC A
DAC B
DAC C
DAC D
DAC E
DAC F
Y9–Y0/S9–S0
5
RTC
LOW
COUNT START
128
TIME SLOT 01
13
0
14 BITS
SUBCARRIER
PHASE
14
21
19
F
SC
PLL INCREMENT
2
VALID
SAMPLE
INVALID
SAMPLE
6768
4 BITS
RESERVED
0
SEQUENCE
BIT
3
RESET
BIT
4
RESERVED
ADV7320/
ADV7321
NOTES
1
i.e., VCR OR CABLE
2
F
PLL INCREMENT IS 22 BITS LONG. VALUE LOADED INTO ADV7320/ADV7321 F
DDS REGISTER IS F
PLL INCREMENTS BITS 21:0
PLUS BITS 0:9 OF SUBCARRIER FREQUENCY REGISTERS. ALL ZEROS SHOULD BE WRITTEN TO THE SUBCARRIER FREQUENCY REGISTERS
OF THE ADV7320/ADV7321.
3
SEQUENCE BIT
PAL: 0 = LINE NORMAL, 1 = LINE INVERTED
NTSC: 0 = NO CHANGE
4
RESET ADV7320/ADV7321 DDS
5
SELECTED BY REGISTER ADDRESS 0x01 BIT 7
0
8/LINE
LOCKED
CLOCK
5 BITS
RESERVED
Figure 62. RTC Timing and Connections
相關(guān)PDF資料
PDF描述
ADV7321 Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7321KSTZ Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7324 Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7324KSTZ Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7340 Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV73205705 制造商:LG Corporation 功能描述:Frame Assembly
ADV73205706 制造商:LG Corporation 功能描述:Frame Assembly
ADV73205753 制造商:LG Corporation 功能描述:Frame Assembly
ADV73207202 制造商:LG Corporation 功能描述:Frame Assembly,Door
ADV73207203 制造商:LG Corporation 功能描述:FRAME ASSEMBLY,DOOR