參數(shù)資料
型號(hào)： ADV7320
廠商： Analog Devices, Inc.
英文描述： Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
中文描述： 多格式視頻編碼器216兆赫六噪聲整形的12位DAC
文件頁(yè)數(shù)： 42/88頁(yè)
文件大小： 1002K
代理商： ADV7320
ADV7320/ADV7321
HD ASYNC TIMING MODE
[Subaddress 0x10, Bits 3 and 2]
Rev. 0 | Page 42 of 88
For any input data that does not conform to the standards
selectable in input mode, Subaddress 0x10, asynchronous
timing mode can be used to interface to the ADV7320/ADV7321.
Timing control signals for HSYNC, VSYNC, and BLANK must
be programmed by the user. Macrovision and programmable
oversampling rates are not available in async timing mode.
In async mode, the PLL must be turned off [Subaddress 0x00,
Bit 1 = 1]. Register 0x10 should be programmed to 0x01.
Figure 58 and Figure 59 show examples of how to program the
ADV7320/ADV7321 to accept a high definition standard other
than SMPTE 293M, SMPTE 274M, SMPTE 296M, or ITU-R
BT.1358.
Table 26 must be followed when programming the control signals
in async timing mode. For standards that do not require a trisync
level, P_BLANK must be tied low at all times.
Table 26. Async Timing Mode Truth Table
P_HSYNC P_VSYNC P_BLANK
1
1
→
0
0
0
0
→
1
0
→
1
0 or 1
1
0 or 1
1
0 or 1
Reference
50% point of falling edge of trilevel horizontal sync signal
25% point of rising edge of trilevel horizontal sync signal
50% point of falling edge of trilevel horizontal sync signal
50% start of active video
50% end of active video
Reference in Figure 58
and Figure 59
a
b
c
d
e
0 or 1
0 or 1
0
0
→
1
1
→
0
1
When async timing mode is enabled, P_BLANK, Pin 25, becomes an active high input. P_BLANK is set to active low at Address 0x10, Bit 6.
CLK
ACTIVE VIDEO
PROGRAMMABLE
INPUT TIMING
ANALOG
OUTPUT
81
66
66
243
1920
HORIZONTAL SYNC
e
d
c
b
a
SET ADDRESS 0x14,
BIT 3 = 1
0
P_HSYNC
P_VSYNC
P_BLANK
Figure 58. Async Timing Mode—Programming Input Control Signals for SMPTE 295M Compatibility
ACTIVE VIDEO
0
1
HORIZONTAL SYNC
e
d
c
b
a
CLK
SET ADDRESS 0x14
BIT 3 = 1
ANALOG OUTPUT
0
P_VSYNC
P_BLANK
P_HSYNC
Figure 59. Async Timing Mode—Programming Input Control Signals for Bilevel Sync Signal
相關(guān)PDF資料
PDF描述
ADV7321 Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7321KSTZ Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7324 Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7324KSTZ Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs
ADV7340 Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV73205705 制造商:LG Corporation 功能描述:Frame Assembly
ADV73205706 制造商:LG Corporation 功能描述:Frame Assembly
ADV73205753 制造商:LG Corporation 功能描述:Frame Assembly
ADV73207202 制造商:LG Corporation 功能描述:Frame Assembly,Door
ADV73207203 制造商:LG Corporation 功能描述:FRAME ASSEMBLY,DOOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*