- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7303AKST (ANALOG DEVICES INC) Sand Paper; Abrasive Grade:T; Color:White; Pack Quantity:3; Roll Length:30ft; Width:4" PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7303AKST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Sand Paper; Abrasive Grade:T; Color:White; Pack Quantity:3; Roll Length:30ft; Width:4" |
| 中文描述： | COLOR SIGNAL ENCODER, PQFP64 |
| 封裝： | PLASTIC, MS-026BCD, LQFP-64 |
| 文件頁(yè)數(shù)： | 51/68頁(yè) |
| 文件大?。?/td> | 1177K |
| 代理商： | ADV7303AKST |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
REV. A
ADV7302A/ADV7303A
–51–
To avoid crosstalk between the DAC outputs, it is recommended
to leave as much space as possible between the tracks of the
individual DAC output pins.
Supply Decoupling
Noise on the analog power plane can be further reduced by the
use of decoupling capacitors. Optimum performance is achieved
by the use of 0.1
μ
F ceramic capacitors. Each of the group of
V
AA
, V
DD,
or V
DD_IO
Pins should be individually decoupled to
ground. This should be done by placing the capacitors as close
as possible to the device with the capacitor leads as short as
possible, thus minimizing lead inductance.
Digital Signal Interconnect
The digital signal lines should be isolated as much as possible
from the analog outputs and other analog circuitry. Digital
signal lines should not overlay the analog power plane. Due to
the high clock rates used, long clock lines to the ADV7302A/
ADV7303A should be avoided to minimize noise pickup. Any
active pull-up termination resistors for the digital inputs should
be connected to the digital power plane and not the analog
power plane.
Analog Signal Interconnect
The ADV7302A/ADV7303A should be located as close as pos-
sible to the output connectors, thus minimizing noise pickup
and reflections due to impedance mismatch. For optimum per-
formance, the analog outputs should each be source and load
terminated, as shown in Figure 79. The termination resistors
should be as close as possible to the ADV7302A/ADV7303A to
minimize reflections.
Any unused inputs should be tied to ground.
S_HSYNC
S0–S7
S_VSYNC
S BLANK
C0–C7
Y0–Y7
P_HSYNC
P_VSYNC
P_BLANK
RESET
CLKIN_B
CLKIN_A
EXT_LF
GND_IO AGND DGND
R
SET2
R
SET1
ALSB
I
2
C
SCLK
DAC F
DAC E
DAC D
DAC C
DAC B
DAC A
V
REF
V
DD_IO
V
DD
V
AA
COMP2
COMP1
150
150
150
150
SDA
11, 57
760
760
5k
V
DD_IO
5k
V
DD_IO
5k
V
DD_IO
HD Pr/RED
5k
V
DD_IO
HD Pb/BLUE
HD Y/GREEN
SD CHROMA/RED/V
SD LUMA/BLUE/U
SD CVBS/GREEN/Y
3.9nF
680R
820pF
V
AA
4.7 F
6.3V
150
V
AA
UNUSED INPUTS SHOULD BE GROUNDED
47k
V
AA
V
AA
0.1 F
0.1 F
0.1 F
V
AA
0.1 F
10nF
0.1 F
10nF
10nF
10, 56
V
DD_IO
V
DD
I
2
C
BUS
ADV7302A/
ADV7303A
POWER SUPPLY DECOUPLING FOR
EACH POWER SUPPLY GROUP
150
2, 3, 14,
15, 51, 52, 64
Figure 79. Circuit Layout
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7310 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7310KST | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7311 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7311KST | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7312 | Multiformat 11-Bit HDTV Video Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73045701 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73045702 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73045703 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73045704 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73045753 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。