- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7202 (Analog Devices, Inc.) Simultaneous Sampling Video Rate Codec PDF資料下載
參數(shù)資料
| 型號： | ADV7202 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | Codec |
| 英文描述： | Simultaneous Sampling Video Rate Codec |
| 中文描述： | 同時采樣率視頻編解碼器 |
| 文件頁數(shù)： | 17/26頁 |
| 文件大?。?/td> | 216K |
| 代理商： | ADV7202 |
REV. PrB
PRELIMINARY TECHNICAL DATA
ADV7202
–17–
MODE REGISTER 0
MR0 (MR07–MR00)
(Address (SR4–SR0) = 00H)
Figure 20 shows the various operations under the control of
Mode Register 0.
MR0 BIT DESCRIPTION
ADC Reference Voltage (MR00)
This control bit is used to select the ADC reference voltage.
When this bit is set to “0,” a reference voltage of 1.1 V is
selected. When the bit is set to “1,” a reference voltage of 2.2 V
is selected.
External Reference Enable (MR01)
Setting this bit to “1” enables an external voltage reference for
the ADC.
Voltage Reference Power-Down (MR02)
Setting this bit to “1” causes the internal ADC voltage reference to
power down.
ADC Power-Down (MR03)
Setting this bit to “1” causes the video rate ADC to power down.
Power-Down (MR04)
Setting this bit to “1” puts the device into power-save mode.
Reserved (MR05–07)
“0” must be written to these bits.
MR1
MR7
MR2
MR4
MR6
MR3
MR0
MR14
0
1
NORMAL
POWER-DOWN
POWER-DOWN
MR2
0
1
NORMAL
POWER-DOWN
V
POWER-DOWN
MR0
0
1
1.1V
2.2V
ADC REF
VOLTAGE
MR3
0
1
NORMAL
POWER-DOWN
ADC
POWER-DOWN
MR1
0
1
INTERNAL
EXTERNAL
EXT REF
ENABLE
MR5
ZERO MUST BE
WRITTEN TO
THESE BITS
MR7
–
MR5
Figure 20. Mode Register 0
MODE REGISTER 1
MR1 (MR17–MR10)
(Address (SR4–SR0) = 01H)
Figure 21 shows the various operations under the control of
Mode Register 1.
MR1 BIT DESCRIPTION
DAC0 Control (MR10)
Setting this bit to “0” enables DAC 0; otherwise, this DAC is
powered down.
DAC1 Control (MR11)
Setting this bit to “0” enables DAC 1; otherwise, this DAC is
powered down.
DAC2 Control (MR12)
Setting this bit to “0” enables DAC 2; otherwise, this DAC is
powered down.
DAC3 Control (MR13)
Setting this bit to “0” enables DAC 3; otherwise, this DAC is
powered down.
Dual Edge Clock (MR14)
Setting this bit to “1” allows data to be read into the DACs on
both edges of the clock; hence, data may be read in at twice the
clock frequency. See Figure 21. If this bit is set to “0,” the data
will only be strobed on the rising edge of the clock.
Dual Clock (MR15)
Setting this bit to “1” allows the use of two clocks to strobe data
into the DACs. It is possible to clock data in with only one clock
and use the second clock to contain timing information.
4:2:2 Mode (MR16)
Setting this bit to “1” enables data to be input in 4:2:2 format
(see Figure 21). 4:2:2 mode will only work if TR14 and TR15
register bits are set to zero.
DAC Input Invert (MR17)
Setting this bit to “1” causes the input data to the DACs to be
inverted allowing for an external inverting amplifier.
MR17
MR12
MR14
MR16
MR14
0
1
SINGLE EDGE
DUAL EDGE
DUAL EDGE CLOCK
MR15
MR16
0
1
DISABLE
ENABLE
4:2:2 MODE
MR15
0
1
SINGLE CLK
DUAL CLK
DUAL CLOCK
MR13
MR11
MR10
MR13
0
1
NORMAL
POWER-DOWN
DAC3 CONTROL
MR17
0
1
DISABLE
ENABLE
DAC I/P INVERT
MR12
0
1
NORMAL
POWER-DOWN
DAC2 CONTROL
MR10
0
1
NORMAL
POWER-DOWN
DAC0 CONTROL
MR11
0
1
NORMAL
POWER-DOWN
DAC1 CONTROL
Figure 21. Mode Register 1
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7300A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7300AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7301A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7301AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7302A | 32X2 SHROUDED VERT. HDR |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7202KST | 制造商:Rochester Electronics LLC 功能描述:27MHZ DTV PICTURE IN PICTURE CODEC I.C. - Bulk 制造商:Analog Devices 功能描述: |
| ADV7202KSTZ | 功能描述:IC CODEC VIDEO 10BIT 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標準包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調變:是 S/N 比，標準 ADC / DAC (db):81.5 / 88 動態(tài)范圍，標準 ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應商設備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| ADV7280ABCPZ-M | 功能描述:10-BIT SD VIDEO DECODER 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:視頻 數(shù)據(jù)接口:I2C，串行 分辨率（位）:10 b ADC/DAC 數(shù):1 / 0 三角積分:無 信噪比，ADC/DAC（db）（典型值）:- 動態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:1.71 V ~ 1.89 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應商器件封裝:32-LFCSP-WQ（5x5） 標準包裝:1 |
| ADV7280ABCPZ-M-RL | 功能描述:10-BIT SD VIDEO DECODER 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標準包裝:5,000 |
| ADV7280AWBCPZ | 功能描述:10-BIT SD VIDEO DECODER 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:視頻 數(shù)據(jù)接口:I2C 分辨率（位）:10 b ADC/DAC 數(shù):1 / 0 三角積分:無 信噪比，ADC/DAC（db）（典型值）:- 動態(tài)范圍，ADC/DAC（db）（典型值）:- 電壓 - 電源，模擬:1.71 V ~ 1.89 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應商器件封裝:32-LFCSP-WQ（5x5） 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。