參數(shù)資料
型號: ADUC843BSZ62-5
廠商: Analog Devices Inc
文件頁數(shù): 41/88頁
文件大小: 0K
描述: IC ADC 12BIT W/FLASH MCU 52-MQFP
標準包裝: 1
系列: MicroConverter® ADuC8xx
核心處理器: 8052
芯體尺寸: 8-位
速度: 16.78MHz
連通性: I²C,SPI,UART/USART
外圍設備: DMA,PSM,PWM,溫度傳感器,WDT
輸入/輸出數(shù): 32
程序存儲器容量: 62KB(62K x 8)
程序存儲器類型: 閃存
RAM 容量: 2.25K x 8
電壓 - 電源 (Vcc/Vdd): 4.75 V ~ 5.25 V
數(shù)據(jù)轉換器: A/D 8x12b
振蕩器型: 內部
工作溫度: -40°C ~ 85°C
封裝/外殼: 52-QFP
包裝: 托盤
產(chǎn)品目錄頁面: 738 (CN2011-ZH PDF)
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 46 of 88
SPICON SPI Control Register
SFR Address
F8H
Power-On Default
04H
Bit Addressable
Yes
Table 18. SPICON SFR Bit Designations
Bit No.
Name
Description
7
ISPI
SPI Interrupt Bit.
Set by the MicroConverter at the end of each SPI transfer.
Cleared directly by user code or indirectly by reading the SPIDAT SFR.
6
WCOL
Write Collision Error Bit.
Set by the MicroConverter if SPIDAT is written to while an SPI transfer is in progress.
Cleared by user code.
5
SPE
SPI Interface Enable Bit.
Set by the user to enable the SPI interface.
Cleared by the user to enable the I2C pins, this is not requiredto enable the I2C interface if the MSPI bit is set in
CFG841/CFG842. In this case, the I2C interface is automatically enabled.
4
SPIM
SPI Master/Slave Mode Select Bit.
Set by the user to enable master mode operation (SCLOCK is an output).
Cleared by the user to enable slave mode operation (SCLOCK is an input).
3
CPOL1
Clock Polarity Select Bit.
Set by the user if SCLOCK idles high.
Cleared by the user if SCLOCK idles low.
2
CPHA1
Clock Phase Select Bit.
Set by the user if leading SCLOCK edge is to transmit data.
Cleared by the user if trailing SCLOCK edge is to transmit data.
1
SPR1
SPI Bit Rate Select Bits.
0
SPR0
These bits select the SCLOCK rate (bit rate) in master mode as follows:
SPR1
SPR0
Selected Bit Rate
0
fOSC/2
0
1
fOSC/4
1
0
fOSC/8
1
fOSC/16
In SPI slave mode, i.e., SPIM = 0, the logic level on the external SS pin can be read via the SPR0 bit.
1The CPOL and CPHA bits should both contain the same values for master and slave devices.
SPIDAT
SPI Data Register
Function
SPIDAT SFR is written by the user to transmit data over the SPI interface or read by user code to
read data just received by the SPI interface.
SFR Address
F7H
Power-On Default
00H
Bit Addressable
No
相關PDF資料
PDF描述
ADUC845BCPZ62-5 IC FLASH MCU W/24BIT ADC 56-CSP
ADUC847BCPZ62-5 IC MCU FLASH W/24BIT ADC 56-CSP
ADV202BBCZ-135 IC CODEC VIDEO 135MHZ 144CSPBGA
ADV212BBCZ-115 IC CODEC VID JPEG 2000 121CSPBGA
ADV3002BSTZ-RL IC SWITCH HDMI/DVI 4:1 80-LQFP
相關代理商/技術參數(shù)
參數(shù)描述
ADUC844 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU
ADUC844BCP32-3 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU
ADUC844BCP32-5 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU
ADUC844BCP62-3 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU
ADUC844BCP62-5 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU