參數(shù)資料
型號(hào): ADUC843BSZ62-5
廠商: Analog Devices Inc
文件頁(yè)數(shù): 30/88頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT W/FLASH MCU 52-MQFP
標(biāo)準(zhǔn)包裝: 1
系列: MicroConverter® ADuC8xx
核心處理器: 8052
芯體尺寸: 8-位
速度: 16.78MHz
連通性: I²C,SPI,UART/USART
外圍設(shè)備: DMA,PSM,PWM,溫度傳感器,WDT
輸入/輸出數(shù): 32
程序存儲(chǔ)器容量: 62KB(62K x 8)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 2.25K x 8
電壓 - 電源 (Vcc/Vdd): 4.75 V ~ 5.25 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 8x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 52-QFP
包裝: 托盤
產(chǎn)品目錄頁(yè)面: 738 (CN2011-ZH PDF)
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 36 of 88
ADuC842/ADuC843 Configuration SFR (CFG842)
The CFG842 SFR contains the necessary bits to configure the
internal XRAM, external clock select, PWM output selection,
DAC buffer, and the extended SP for both the ADuC842 and the
ADuC843. By default, it configures the user into 8051 mode, i.e.,
extended SP is disabled and internal XRAM is disabled. On the
ADuC841, this register is the CFG841 register and is described
on the next page.
CFG842
ADuC842/ADuC843 Config SFR
SFR Address
AFH
Power-On Default
00H
Bit Addressable
No
Table 13. CFG842 SFR Bit Designations
Bit No.
Name
Description
7
EXSP
Extended SP Enable.
When set to 1 by the user, the stack rolls over from SPH/SP = 00FFH to 0100H.
When set to 0 by the user, the stack rolls over from SP = FFH to SP = 00H.
6
PWPO
PWM Pin Out Selection.
Set to 1 by the user to select P3.4 and P3.3 as the PWM output pins.
Set to 0 by the user to select P2.6 and P2.7 as the PWM output pins.
5
DBUF
DAC Output Buffer.
Set to 1 by the user to bypass the DAC output buffer.
Set to 0 by the user to enable the DAC output buffer.
4
EXTCLK
Set by the user to 1 to select an external clock input on P3.4.
Set by the user to 0 to use the internal PLL clock.
3
RSVD
Reserved. This bit should always contain 0.
2
RSVD
Reserved. This bit should always contain 0.
1
MSPI
Set to 1 by the user to move the SPI functionality of MISO, MOSI, and SCLOCK to P3.3, P3.4, and P3.5,
respectively.
Set to 0 by the user to leave the SPI functionality as usual on MISO, MOSI, and SCLOCK pins.
0
XRAMEN
XRAM Enable Bit.
When set to 1 by the user, the internal XRAM is mapped into the lower 2 kBytes of the external address
space.
When set to 0 by the user, the internal XRAM is not accessible, and the external data memory is
mapped into the lower 2 kBytes of external data memory.
相關(guān)PDF資料
PDF描述
ADUC845BCPZ62-5 IC FLASH MCU W/24BIT ADC 56-CSP
ADUC847BCPZ62-5 IC MCU FLASH W/24BIT ADC 56-CSP
ADV202BBCZ-135 IC CODEC VIDEO 135MHZ 144CSPBGA
ADV212BBCZ-115 IC CODEC VID JPEG 2000 121CSPBGA
ADV3002BSTZ-RL IC SWITCH HDMI/DVI 4:1 80-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC844 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU
ADUC844BCP32-3 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU
ADUC844BCP32-5 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU
ADUC844BCP62-3 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU
ADUC844BCP62-5 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU