- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1900 > ADUC843BSZ62-5 (Analog Devices Inc)IC ADC 12BIT W/FLASH MCU 52-MQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC843BSZ62-5 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 40/88頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT W/FLASH MCU 52-MQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | MicroConverter® ADuC8xx |
| 核心處理器： | 8052 |
| 芯體尺寸： | 8-位 |
| 速度： | 16.78MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設(shè)備： | DMA，PSM，PWM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲(chǔ)器容量： | 62KB（62K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.75 V ~ 5.25 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 52-QFP |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁(yè)面： | 738 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 45 of 88
SERIAL PERIPHERAL INTERFACE (SPI)
The ADuC841/ADuC842/ADuC843 integrate a complete hard-
ware serial peripheral interface on-chip. SPI is an industry-
standard synchronous serial interface that allows 8 bits of data
to be synchronously transmitted and received simultaneously,
i.e., full duplex. Note that the SPI pins are shared with the I2C
pins. Therefore, the user can enable only one interface or the
other on these pins at any given time (see SPE in Table 18). SPI
can be operated at the same time as the I2C interface if the
MSPI bit in CFG841/CFG8842 is set. This moves the SPI
outputs (MISO, MOSI, and SCLOCK) to P3.3, P3.4, and P3.5,
respectively). The SPI port can be configured for master or slave
operation and typically consists of four pins, described in the
following sections.
MISO (Master In, Slave Out Data I/O Pin)
The MISO pin is configured as an input line in master mode
and as an output line in slave mode. The MISO line on the
master (data in) should be connected to the MISO line in the
slave device (data out). The data is transferred as byte-wide
(8-bit) serial data, MSB first.
MOSI (Master Out, Slave In Pin)
The MOSI pin is configured as an output line in master mode
and as an input line in slave mode. The MOSI line on the master
(data out) should be connected to the MOSI line in the slave
device (data in). The data is transferred as byte-wide (8-bit)
serial data, MSB first.
SCLOCK (Serial Clock I/O Pin)
The master serial clock (SCLOCK) is used to synchronize the
data being transmitted and received through the MOSI and
MISO data lines. A single data bit is transmitted and received in
each SCLOCK period. Therefore, a byte is transmitted/received
after eight SCLOCK periods. The SCLOCK pin is configured as
an output in master mode and as an input in slave mode. In
master mode, the bit rate, polarity, and phase of the clock are
controlled by the CPOL, CPHA, SPR0, and SPR1 bits in the
SPICON SFR (see Table 18). In slave mode, the SPICON register
must be configured with the phase and polarity (CPHA and
CPOL) of the expected input clock. In both master and slave
modes, the data is transmitted on one edge of the SCLOCK
signal and sampled on the other. It is important, therefore, that
CPHA and CPOL are configured the same for the master and
slave devices.
SS (Slave Select Input Pin)
The SS pin is shared with the ADC5 input. To configure this pin
as a digital input, the bit must be cleared, e.g., CLR P1.5. This
line is active low. Data is received or transmitted in slave mode
only when the SS pin is low, allowing the parts to be used in
single-master, multislave SPI configurations. If CPHA = 1, the
SS input may be permanently pulled low. If CPHA = 0, the SS
input must be driven low before the first bit in a byte-wide
transmission or reception and return high again after the last bit
in that byte-wide transmission or reception. In SPI slave mode,
the logic level on the external SS pin can be read via the SPR0
bit in the SPICON SFR. The SFR registers, described in the
following tables, are used to control the SPI interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC845BCPZ62-5 | IC FLASH MCU W/24BIT ADC 56-CSP |
| ADUC847BCPZ62-5 | IC MCU FLASH W/24BIT ADC 56-CSP |
| ADV202BBCZ-135 | IC CODEC VIDEO 135MHZ 144CSPBGA |
| ADV212BBCZ-115 | IC CODEC VID JPEG 2000 121CSPBGA |
| ADV3002BSTZ-RL | IC SWITCH HDMI/DVI 4:1 80-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC844 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP32-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP32-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP62-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
| ADUC844BCP62-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:MicroConverter, Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。