- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16854 > ADP5589CP-EVALZ (Analog Devices Inc)BOARD EVAL ADP5589ACPZ PDF資料下載
參數(shù)資料
| 型號(hào)： | ADP5589CP-EVALZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 41/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL ADP5589ACPZ |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 接口，GPIO 擴(kuò)展器 |
| 已用 IC / 零件： | ADP5589 |
| 主要屬性： | 19 個(gè)可配置的 I/O |
| 次要屬性： | I²C 接口 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADP5589
Data Sheet
Rev. B | Page 46 of 52
PIN_CONFIG_D Register 0x4C
Table 84. PIN_CONFIG_D Bit Descriptions
Bits
Name
R/W
Description
7
PULL_SELECT
R/W
0 = 300 k used for row pull-up during key scanning.
1 = 100 k used for row pull-up during key scanning.
6
C4_EXTEND_CFG
R/W
0 = C4 remains configured as GPIO 13.
1 = C4 reconfigured as RESET2 output.
5
R4_EXTEND_CFG
R/W
0 = R4 remains configured as GPIO 5.
1 = R4 reconfigured as RESET1 output.
4
C6_EXTEND_CFG
R/W
0 = C6 remains configured as GPIO 15.
1 = C6 reconfigured as LC2 input for Logic Block 2.
[3:2]
R3_EXTEND_CFG[1:0]
R/W
00 = R3 remains configured as GPIO 4.
01 = R3 reconfigured as LC1 input for Logic Block 1.
10 = R3 reconfigured as PWM_OUT/CLK_OUT outputs from PWM and clock divider blocks.
11 = unused.
1
C9_EXTEND_CFG
R/W
0 = C9 remains configured as GPIO 18.
1 = C9 reconfigured as LY2 output from Logic Block 2.
0
R0_EXTEND_CFG
R/W
0 = R0 remains configured as GPIO 1.
1 = R0 reconfigured as LY1 output from Logic Block 1.
ADP5589AC_Z-00-R7, ADP5589AC_Z-02-R7 Default = 0000 0000
ADP5589AC_Z-01-R7 Default = 0010 0000
GENERAL_CFG_B Register 0x4D
Table 85. GENERAL_CFG_B Bit Descriptions
Bits
Name
R/W
Description
7
OSC_EN
R/W
0 = disable internal 1 MHz oscillator.
1 = enable internal 1 MHz oscillator.
[6:5]
CORE_FREQ[1:0]
R/W
Sets the input clock frequency fed from the base 1 MHz oscillator to the digital core. Slower
frequencies result in less IDD. However, key and GPI scan times increase.
00 = 50 kHz.
01 = 100 kHz.
10 = 200 kHz.
11 = 500 kHz.
4
LCK_TRK_LOGIC
R/W
0 = allow logic outputs (programmed for FIFO updates) to be tracked on the FIFO if the keypad is
locked.
1 = do not track.
3
LCK_TRK_GPI
R/W
0 = allow GPIs (programmed for FIFO updates) to be tracked on the FIFO if the keypad is locked.
1 = do not track.
2
Unused
1
INT_CFG
R/W
Configure the behavior of the INT pin if the user tries to clear it while an interrupt is pending.
0 = INT pin remains asserted if an interrupt is pending.
1 = INT pin deasserts for 50 s and reasserts if an interrupt is pending.
0
RST_CFG
R/W
Configure the response ADP5589 has to the RST pin.
0 = ADP5589 resets if RST is low.
1 = ADP5589 does not reset if RST is low.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TAT-125-1/2-0-STK | HEATSHRINK DUAL WALL 1/2"X4' BLK |
| H2PXS-2036G | DIP CABLE - HDP20S/AE20G/X |
| H6PPS-1036G | DIP CABLE - HDP10S/AE10G/HDP10S |
| H2MXH-5006M | DIP CABLE - HDM50H/AE50M/X |
| TAT-125-3/16-0-STK | HEATSHRINK DUALWALL 3/16"X4' BLK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP-5DB | 制造商:Delta Power 功能描述: |
| ADP-5DB-A | 制造商:Delta Electronics Inc 功能描述: |
| ADP-5DBAB | 制造商:Delta Electronics Inc 功能描述: |
| ADP-5JB-A | 制造商:Delta Electronics Inc 功能描述: |
| ADP624/324-011B | 制造商:FCI 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。