參數(shù)資料
型號(hào): ADP5589CP-EVALZ
廠商: Analog Devices Inc
文件頁數(shù): 34/52頁
文件大小: 0K
描述: BOARD EVAL ADP5589ACPZ
標(biāo)準(zhǔn)包裝: 1
主要目的: 接口,GPIO 擴(kuò)展器
已用 IC / 零件: ADP5589
主要屬性: 19 個(gè)可配置的 I/O
次要屬性: I²C 接口
已供物品:
ADP5589
Data Sheet
Rev. B | Page 4 of 52
Parameter
Symbol
Test Conditions/Comments
Min
Typ
Max
Unit
Hold Time for Start/Repeated Start
tHD; STA
0.26
s
Bus Free Time for Stop and Start Condition
tBUF
0.5
s
Setup Time for Stop Condition
tSU; STO
0.26
s
Data Valid Time
tVD; DAT
0.45
s
Data Valid Acknowledge
tVD; ACK
0.45
s
Rise Time for SCL and SDA
tR
120
ns
Fall Time for SCL and SDA
tF
120
ns
Pulse Width of Suppressed Spike
tSP
0
50
ns
Capacitive Load for Each Bus Line
550
pF
1
All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). Typical values are at TA = 25°C, VDD = 1.8 V.
2
Maximum of five GPIOs active simultaneously.
3
All GPIOs active simultaneously.
4
Guaranteed by design.
5
All timers are referenced from the base oscillator and have the same ±10% accuracy.
6
CB is the total capacitance of one bus line in picofarads.
SDA
SCL
SDA
SCL
S
Sr
P
S
FIRST CLOCK CYCLE
NINTH CLOCK
1/
fSCL
70%
30%
70%
30%
70%
30%
70%
30%
70%
30%
70%
30%
70%
30%
tF
tR
tHIGH
tVD; DAT
tSU; DAT
tSU; STA
tHD; DAT
tHD; STA
tVD; ACK
tSP
tSU; STO
tBUF
tLOW
tHD; STA
VIL = 0.3VDD
VIH = 0.7VDD
09714-
002
Figure 2. I2C Interface Timing Diagram
相關(guān)PDF資料
PDF描述
TAT-125-1/2-0-STK HEATSHRINK DUAL WALL 1/2"X4' BLK
H2PXS-2036G DIP CABLE - HDP20S/AE20G/X
H6PPS-1036G DIP CABLE - HDP10S/AE10G/HDP10S
H2MXH-5006M DIP CABLE - HDM50H/AE50M/X
TAT-125-3/16-0-STK HEATSHRINK DUALWALL 3/16"X4' BLK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADP-5DB 制造商:Delta Power 功能描述:
ADP-5DB-A 制造商:Delta Electronics Inc 功能描述:
ADP-5DBAB 制造商:Delta Electronics Inc 功能描述:
ADP-5JB-A 制造商:Delta Electronics Inc 功能描述:
ADP624/324-011B 制造商:FCI 功能描述: