參數(shù)資料
型號(hào)： ADP5589CP-EVALZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 38/52頁(yè)
文件大?。?/td> 0K
描述： BOARD EVAL ADP5589ACPZ
標(biāo)準(zhǔn)包裝： 1
主要目的： 接口，GPIO 擴(kuò)展器
已用 IC / 零件： ADP5589
主要屬性： 19 個(gè)可配置的 I/O
次要屬性： I²C 接口
已供物品： 板
Data Sheet
ADP5589
Rev. B | Page 43 of 52
CLOCK_DIV_CFG Register 0x43
Table 75. CLOCK_DIV_CFG Bit Descriptions
Bits
Name
R/W
Description
7
Reserved.
6
CLK_INV
R/W
Inverts the divided down clock signal.
[5: 1]
CLK_DIV[4:0]
R/W
Defines the divide down scale of the externally supplied clock.
00000 = divide by 1 (pass-through).
00001 = divide by 2.
00010 = divide by 3.
00011 = divide by 4.
11111 = divide by 32.
0
CLK_DIV_EN
R/W
Enables the clock divider circuit to divide down the externally supplied clock signal.
LOGIC_1_CFG Register 0x44
Table 76. LOGIC_1_CFG Bit Descriptions
Bits
Name
R/W
Description
7
Reserved.
6
LY1_INV
R/W
0 = LY1 output not inverted before passing into Logic Block 1.
1 = inverts output LY1 from Logic Block 1.
5
LC1_INV
R/W
0 = LC1 input not inverted before passing into Logic Block 1.
1 = inverts input LC1 before passing it into Logic Block 1.
4
LB1_INV
R/W
0 = LB1 input not inverted before passing into Logic Block 1.
1 = inverts input LB1 before passing it into Logic Block 1.
3
LA1_INV
R/W
0 = LA1 input not inverted before passing into Logic Block 1.
1 = inverts input LA1 before passing it into Logic Block 1.
[2: 0]
LOGIC1_SEL[2:0]
R/W
Configures the digital mux for Logic Block 1.
000 = off/disable.
001 = AND1.
010 = OR1.
011 = XOR1.
100 = FF1.
101 = IN_LA1.
110 = IN_LB1.
111 = IN_LC1.
LOGIC_2_CFG Register 0x45
Table 77. LOGIC_2_CFG Bit Descriptions
Bits
Name
R/W
Description
7
LY1_CASCADE
R/W
0 = use Input LA2 for Logic Block 2.
1 = use Output LY1 from Logic Block 1 instead of LA2 as the input for Logic Block 2.
The R0 pin can be used as GPIO or key when cascade is in use.
6
LY2_INV
R/W
0 = LY2 input not inverted before passing into Logic Block 2.
1 = inverts Output LY2 from Logic Block 2.
5
LC2_INV
R/W
0 = LC2 input not inverted before passing into Logic Block 2.
1 = inverts Input LC2 before passing it into Logic Block 2.
4
LB2_INV
R/W
0 = LB2 input not inverted before passing into Logic Block 2.
1 = inverts Input LB2 before passing it into Logic Block 2.
3
LA2_INV
R/W
0 = LA2 input not inverted before passing into Logic Block 2.
1 = inverts Input LA2 before passing it into Logic Block 2.
相關(guān)PDF資料
PDF描述
TAT-125-1/2-0-STK HEATSHRINK DUAL WALL 1/2"X4' BLK
H2PXS-2036G DIP CABLE - HDP20S/AE20G/X
H6PPS-1036G DIP CABLE - HDP10S/AE10G/HDP10S
H2MXH-5006M DIP CABLE - HDM50H/AE50M/X
TAT-125-3/16-0-STK HEATSHRINK DUALWALL 3/16"X4' BLK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADP-5DB 制造商:Delta Power 功能描述:
ADP-5DB-A 制造商:Delta Electronics Inc 功能描述:
ADP-5DBAB 制造商:Delta Electronics Inc 功能描述:
ADP-5JB-A 制造商:Delta Electronics Inc 功能描述:
ADP624/324-011B 制造商:FCI 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*