參數(shù)資料
型號： ADP5589CP-EVALZ
廠商： Analog Devices Inc
文件頁數(shù)： 36/52頁
文件大小： 0K
描述： BOARD EVAL ADP5589ACPZ
標(biāo)準(zhǔn)包裝： 1
主要目的： 接口，GPIO 擴展器
已用 IC / 零件： ADP5589
主要屬性： 19 個可配置的 I/O
次要屬性： I²C 接口
已供物品： 板
Data Sheet
ADP5589
Rev. B | Page 41 of 52
RESET1_EVENT_C Register 0x3A
Table 66. RESET1_EVENT_C Bit Descriptions
Bits
Name
R/W
Description
7
RESET1_EVENT_B Level
R/W
Defines which level the third reset event should be.
[6: 0]
RESET1_EVENT_C[6:0]
R/W
Defines an event that can be used to generate the RESET1 signal.
RESET2_EVENT_A Register 0x3B
Table 67. RESET2_EVENT_A Bit Descriptions
Bits
Name
R/W
Description
7
RESET1_EVENT_B Level
R/W
Defines which level the first reset event should be.
For key events:
0 = not applicable; releases not used for reset generation.
1 = press is used as reset event.
For GPIs and logic outputs configured for FIFO updates:
0 = inactive event used as reset condition.
1 = active event used as reset condition.
[6:0]
RESET2_EVENT_A[6:0]
R/W
Defines an event that can be used to generate the RESET2 signal.
Up to two events can be defined for generating the RESET2 signal, using
RESET2_EVENT_A[6:0] and RESET2_EVENT_B[6:0].
If one of the registers is 0, that register is not used for reset generation. All reset events
must be detected at the same time to trigger the reset.
RESET2_EVENT_B Register 0x3C
Table 68. RESET2_EVENT_B Bit Descriptions
Bits
Name
R/W
Description
7
RESET1_EVENT_B Level
R/W
Defines which level the second reset event should be.
[6:0]
RESET2_EVENT_B[6:0]
R/W
Defines an event that can be used to generate the RESET2 signal.
RESET_CFG Register 0x3D
Table 69. RESET_CFG Bit Descriptions
Bits
Name
R/W
Description
7
RESET2_POL
R/W
Sets the polarity of RESET2.
0 = RESET2 is active low.
1 = RESET2 is active high.
6
RESET1_POL
R/W
Sets the polarity of RESET1.
0 = RESET1 is active low.
1 = RESET1 is active high.
5
RST_PASSTHRU_EN
R/W
Allows the RST pin to override (OR with) the RESET1signal.
Function not applicable to RESET2.
[4:2]
RESET_TRIGGER_TIME[2:0]
R/W
Defines the length of time that the reset events must be active before a reset signal is
generated.
All events must be active at the same time for the same duration. Parameter common
to both RESET1 and RESET2.
000 = immediate.
001 = 1.0 sec.
010 = 1.5 sec.
011 = 2.0 sec.
100 = 2.5 sec.
101 = 3.0 sec.
110 = 3.5 sec.
111 = 4.0 sec.
相關(guān)PDF資料
PDF描述
TAT-125-1/2-0-STK HEATSHRINK DUAL WALL 1/2"X4' BLK
H2PXS-2036G DIP CABLE - HDP20S/AE20G/X
H6PPS-1036G DIP CABLE - HDP10S/AE10G/HDP10S
H2MXH-5006M DIP CABLE - HDM50H/AE50M/X
TAT-125-3/16-0-STK HEATSHRINK DUALWALL 3/16"X4' BLK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADP-5DB 制造商:Delta Power 功能描述:
ADP-5DB-A 制造商:Delta Electronics Inc 功能描述:
ADP-5DBAB 制造商:Delta Electronics Inc 功能描述:
ADP-5JB-A 制造商:Delta Electronics Inc 功能描述:
ADP624/324-011B 制造商:FCI 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*