- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358666 > ADP1871ACPZ-0.3-R7 (ANALOG DEVICES INC) SWITCHING CONTROLLER, PDSO10 PDF資料下載
參數(shù)資料
| 型號： | ADP1871ACPZ-0.3-R7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | SWITCHING CONTROLLER, PDSO10 |
| 封裝： | 3 X 3 MM, ROHS COMPLIANT, LFCSP-10 |
| 文件頁數(shù)： | 27/44頁 |
| 文件大?。?/td> | 1958K |
| 代理商： | ADP1871ACPZ-0.3-R7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
ADP1870/ADP1871
Diode Conduction Loss
The ADP1870/ADP1871 employ anticross conduction circuitry
that prevents the upper- and lower-side MOSFETs from conducting
current simultaneously. This overlap control is beneficial, avoiding
large current flow that may lead to irreparable damage to the
external components of the power stage. However, this blanking
period comes with the trade-off of a diode conduction loss
occurring immediately after the MOSFETs change states and
continuing well into idle mode. The amount of loss through the
body diode of the lower-side MOSFET during the antioverlap
state is given by the following expression:
t
P
Rev. A | Page 27 of 44
2
)
(
)
(
×
×
×
=
F
LOAD
SW
LOSS
BODY
LOSS
BODY
V
I
t
where:
t
BODY(LOSS)
is the body conduction time (refer to Figure 82 for
dead time periods).
t
SW
is the period per switching cycle.
V
F
is the forward drop of the body diode during conduction.
(Refer to the selected external MOSFET data sheet for more
information about the V
F
parameter.)
80
72
64
56
48
40
32
24
16
8
2.7
5.5
4.8
4.1
3.4
B
V
REG
(V)
+125°C
+25°C
–40°C
1MHz
300kHz
0
Figure 82. Body Diode Conduction Time vs. Low Voltage Input (V
REG
)
Inductor Loss
During normal conduction mode, further power loss is caused
by the conduction of current through the inductor windings,
which have dc resistance (DCR). Typically, larger sized inductors
have smaller DCR values.
The inductor core loss is a result of the eddy currents generated
within the core material. These eddy currents are induced by the
changing flux, which is produced by the current flowing through
the windings. The amount of inductor core loss depends on the
core material, the flux swing, the frequency, and the core volume.
Ferrite inductors have the lowest core losses, whereas powdered
iron inductors have higher core losses. It is recommended that
shielded ferrite core material type inductors be used with the
ADP1870/ADP1871 for a high current, dc-to-dc switching
application to achieve minimal loss and negligible electromagnetic
interference (EMI).
2
LOAD
)
(
LOSS
DCR
P
I
DCR
×
=
+
Core Loss
INPUT CAPACITOR SELECTION
The goal in selecting an input capacitor is to reduce or minimize
input voltage ripple and to reduce the high frequency source
impedance, which is essential for achieving predictable loop
stability and transient performance.
The problem with using bulk capacitors, other than their
physical geometries, is their large equivalent series resistance
(ESR) and large equivalent series inductance (ESL). Aluminum
electrolytic capacitors have such high ESR that they cause
undesired input voltage ripple magnitudes and are generally not
effective at high switching frequencies.
If bulk capacitors are to be used, it is recommended that muli-
layered ceramic capacitors (MLCC) be used in parallel due to
their low ESR values. This dramatically reduces the input voltage
ripple amplitude as long as the MLCCs are mounted directly
across the drain of the upper-side MOSFET and the source
terminal of the lower-side MOSFET (see the Layout Considerations
section). Improper placement and mounting of these MLCCs
may cancel their effectiveness due to stray inductance and an
increase in trace impedance.
(
)
OUT
OUT
IN
OUT
LOAD,max
rms
CIN
V
V
V
V
I
I
×
×
=
,
The maximum input voltage ripple and maximum input capacitor
rms current occur at the end of the duration of 1 D while the
upper-side MOSFET is in the off state. The input capacitor rms
current reaches its maximum at Time D. When calculating the
maximum input voltage ripple, account for the ESR of the input
capacitor as follows:
V
RIPPLE,max
=
V
RIPP
+ (
I
LOAD,max
×
ESR
)
where:
V
RIPP
is usually 1% of the minimum voltage input.
I
LOAD,max
is the maximum load current.
ESR
is the equivalent series resistance rating of the input capacitor.
Inserting V
RIPPLE,max
into the charge balance equation to calculate
the minimum input capacitor requirement gives
I
C
×
=
SW
RIPPLE,max
LOAD,max
IN,min
f
D
D
V
)
1
or
RIPPLE,max
SW
LOAD,max
V
IN,min
f
I
C
4
=
where
D
= 50%.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AER03F05NL | 1-OUTPUT 10 W DC-DC REG PWR SUPPLY MODULE |
| ALD1108EPC | QUAD/DUAL ELECTRICALLY PROGRAMMABLE ANALOG DEVICE (EPAD⑩) |
| ALD1108ESC | QUAD/DUAL ELECTRICALLY PROGRAMMABLE ANALOG DEVICE (EPAD⑩) |
| ALD1117 | QUAD/DUAL P-CHANNEL MATCHED MOSFET ARRAY |
| ALD1117DA | QUAD/DUAL P-CHANNEL MATCHED MOSFET ARRAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP1871ACPZ-1.0-R7 | 功能描述:IC REG CTRLR BUCK PWM CM 10LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:96% 電源電壓:4 V ~ 36 V 降壓:無 升壓:是 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:24-WQFN 裸露焊盤 包裝:帶卷 (TR) |
| ADP1871ARMZ-0.3-R7 | 功能描述:IC REG CTRLR BUCK PWM CM 10-MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:96% 電源電壓:4 V ~ 36 V 降壓:無 升壓:是 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:24-WQFN 裸露焊盤 包裝:帶卷 (TR) |
| ADP1871ARMZ-0.6-R7 | 功能描述:IC REG CTRLR BUCK PWM CM 10-MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:500kHz 占空比:96% 電源電壓:4 V ~ 36 V 降壓:無 升壓:是 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 125°C 封裝/外殼:24-WQFN 裸露焊盤 包裝:帶卷 (TR) |
| ADP1871ARMZ-0V3-R7 | 制造商:Analog Devices 功能描述: |
| ADP1871ARMZ-0V6-R7 | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。