參數(shù)資料
型號(hào)： ADMCF341BR
廠商： ANALOG DEVICES INC
元件分類： 數(shù)字信號(hào)處理
英文描述： DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
中文描述： 0-BIT, 10 MHz, OTHER DSP, PDSO28
封裝： SOIC-28
文件頁(yè)數(shù)： 23/36頁(yè)
文件大?。?/td> 1106K
代理商： ADMCF341BR
REV. 0
ADMCF341
–23–
Interrupt Configuration
The IFC and ICNTL registers of the DSP core control and
configure the interrupt controller of the DSP core. The IFC
register is a 16-bit register that may be used to force and/or clear
any of the eight DSP interrupts. Bits 0 to 7 of the IFC register
may be used to clear the DSP interrupts while Bits 8 to 15 can
be used to force a corresponding interrupt. Writing to Bits 11
and 12 in IFC is the only way to create the two software inter-
rupts. The ICNTL register is used to configure the sensitivity
(edge- or level-) of the IRQ0, IRQ1, and IRQ2 interrupts and to
enable/disable interrupt nesting. Setting Bit 0 of ICNTL config-
ures the IRQ0 as edge-sensitive, while clearing the bit configures
it as level-sensitive. Bit 1 is used to configure the IRQ1 interrupt
and Bit 2 is used to configure the IRQ2 interrupt. It is recom-
mended that the IRQ2 interrupt always be configured as
level-sensitive as this ensures that no peripheral interrupts are
lost. Setting Bit 4 of the ICNTL register enables interrupt nesting.
The configuration of both IFC and ICNTL registers is shown at
the end of the data sheet.
INTERRUPT OPERATION
Following a reset, the ROM code on the ADMCF341 must
copy a default interrupt vector table into program memory
RAM from address 0x0000 to 0x002F. Since each interrupt
source has a dedicated four-word space in this vector table, it is
possible to code short interrupt service routines (ISR) in place.
Alternatively, it may be necessary to insert a JUMP instruction
to the appropriate start address of the ISR if the ISR requires
more memory. When an interrupt occurs, the program sequencer
ensures that there is no latency (beyond synchronization delay)
when processing unmasked interrupts. In the case of the timer,
SPORT0, SPORT1, and software interrupts, the interrupt
controller automatically jumps to the appropriate location in the
interrupt vector table. At this point, a JUMP instruction to the
appropriate ISR is required. Motor control peripheral interrupts
are slightly different. When a peripheral interrupt is detected,
a bit is set in the IRQFLAG register for PWMSYNC and
PWMTRIP or in the PORTA_FLAG register for a PIO inter-
rupt, and the IRQ2 line is pulled low until all pending interrupts
are acknowledged. The DSP software must determine the
source of the interrupts by reading the IRQFLAG register. If more
than one interrupt occurs simultaneously, the higher priority
interrupt service routine is executed. Reading the IRQFLAG
register clears the PWMTRIP and PWMSYNC bits and acknowl-
edges the interrupt, thus allowing further interrupts when the
ISR exits. A user’s PIO interrupt service routine must read the
PORTA_FLAG register to determine which PIO port is the
source of the interrupt. Reading register PORTA_FLAG clears
all bits in the registers and acknowledges the interrupt, thus
allowing further interrupts after the ISR exits. The configuration
of all these registers is shown at the end of the data sheet.
SYSTEM CONTROLLER
The system controller block of the ADMCF341 performs the
following functions:
1.
Manages the interface and data transfer between the DSP
core and the motor control peripherals.
2.
Handles interrupts generated by the motor control periph-
erals and generates a DSP core interrupt signal IRQ2.
3.
Controls the ADC multiplexer select lines.
4.
Enables PWMTRIP and PWMSYNC interrupts.
5.
Controls the multiplexing of the SPORT1 and SPORT0
pins.
6.
Controls the PWM single/double update mode.
7.
Controls the ADC conversion time modes and the SHA
timers.
8.
Controls the auxiliary PWM operation mode.
9.
Contains a status register (SYSSTAT) that indicates the
state of the PWMTRIP pin, the watchdog timer, and the
PWM timer.
10.
Performs a reset of the motor control peripherals and
control registers following a hardware, software, or watch-
dog initiated reset.
SPORT1 and SPORT0 Control
The ADMCF341 has two serial ports: SPORT0 and SPORT1.
SPORT1 is available with a limited number of pins and is mainly
intended as a secondary port for development tools interfacing
and/or code booting from, as well as external serial memory.
Figure 19 shows the internal multiplexing of the SPORT0 and
SPORT1 signals. SPORT0 is intended as a general-purpose
communication port. SPORT0 can support the following
operating modes: SPORT, UART, and SPI.
SPORT1 Configuration
There are two operating modes for SPORT1: boot mode and
UART mode. These modes are selectable through Bit 4 of the
MODECTRL register. With SPORT1 in boot mode, the
SPORT1 serial clock (SCLK1) is externally available through
the SCLK1/SCLK0 pin. The signal SCLK1 is used to drive the
external serial memory input clock.
The SPORT1 flag signal (FL1) is externally available through
the FL1/DT1 pin. This signal is used to drive the external serial
memory input reset.
With SPORT1 configured in UART mode, the SPORT0 serial
clock (SCLK0) is externally available through the SCLK1/
SCLK0 pin. The SPORT1 data transmit (DT1) is externally
available through the FL1/DT1 pin.
SPORT0 Configuration
SPORT0 can be configured in the following modes: SPORT
mode, UART mode, and SPI mode.
SPORT0 can be configured for UART mode. In this mode the
DR0 and RFS0 signals of the internal serial port are connected
together.
SPORT0 can be configured to operate as the master SPI inter-
face. The SPI mode is set through Bit 14 of the MODECTRL
register. When SPORT0 is configured as the SPI interface, the
SPORT I/O pins assume the configuration shown in Table XI.
相關(guān)PDF資料
PDF描述
ADMCF341-EVALKIT DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
ADN2811 OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2811ACP-CML OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2811ACP-CML-RL OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812 Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADMCF341BRZ-REEL 制造商:Analog Devices 功能描述:
ADMCF341-EVALKIT 制造商:AD 制造商全稱:Analog Devices 功能描述:DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
AD-MCX-RPSMAF 功能描述:ADAPTER AU RPSMA FEM-MCX APPLE RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
AD-MD3FF 制造商:Pan Pacific 功能描述:
AD-MD4FF 制造商:Pan Pacific 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*