參數(shù)資料
型號(hào): ADMCF341BR
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號(hào)處理
英文描述: DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
中文描述: 0-BIT, 10 MHz, OTHER DSP, PDSO28
封裝: SOIC-28
文件頁數(shù): 30/36頁
文件大?。?/td> 1106K
代理商: ADMCF341BR
REV. 0
–30–
ADMCF341
PORTA_DIR (R/W)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
PA0-PA8
DM (0x2004)
0 = INPUT
1 = OUTPUT
PORTA_DATA (R/W)
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
PA0-PA8
DM (0x2005)
0 = LOW LEVEL
1 = HIGH LEVEL
0
0
0
0
0
0
0
0
PORTA_SELECT (R/W)
0
0
0
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
1
0
0
0
1
1
1
1
1
1
1
1
0 = DR0
1 = PA0
0 = DT0
1 = PA1
0 = RFS0
1 = PA2
0 = TFS0
1 = PA3
0 = AUX0/CLOCKOUT
1 = PA8
0 = AUX1/PWMSYNC
1 = PA7
0 = DR1
1 = PA6
0 = SCLK1/SCLK0
1 = PA4
0 = PWMSYNC
1 = AUX1
0 = DT1/FL1
1 = PA5
0 = CLOCKOUT
1 = AUX0
DM (0x2049)
Figure 25. Configuration of PIO Registers
Default bit values are shown; if no value is shown, the bit field is undefined at reset.
Reserved bits are shown on a gray field—these bits should always be written as shown.
相關(guān)PDF資料
PDF描述
ADMCF341-EVALKIT DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
ADN2811 OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2811ACP-CML OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2811ACP-CML-RL OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp
ADN2812 Continuous Rate 12.3 Mb/s to 2.7 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADMCF341BRZ-REEL 制造商:Analog Devices 功能描述:
ADMCF341-EVALKIT 制造商:AD 制造商全稱:Analog Devices 功能描述:DashDSP⑩ 28-Lead Flash Mixed-Signal DSP with Enhanced Analog Front End
AD-MCX-RPSMAF 功能描述:ADAPTER AU RPSMA FEM-MCX APPLE RoHS:是 類別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
AD-MD3FF 制造商:Pan Pacific 功能描述:
AD-MD4FF 制造商:Pan Pacific 功能描述: