![](http://datasheet.mmic.net.cn/310000/ADM9240_datasheet_16242407/ADM9240_20.png)
ADM9240
–20–
REV. 0
T able X . Register 43h,
INT
Interrupt Mask Register 1 (Power-On Default = 00h)
Bit
Name
R/
W
Description
0
1
2
3
4
5
6
7
+2.5 V
+V
CCP1
+3.3 V
+5 V
T emp
Reserved
FAN1
FAN2
Read/
Write
Read/
Write
Read/
Write
Read/
Write
Read/
Write
Read/
Write
Read/
Write
Read/
Write
A “1” disables the corresponding interrupt status bit for
INT
interrupt.
A “1” disables the corresponding interrupt status bit for
INT
interrupt.
A “1” disables the corresponding interrupt status bit for
INT
interrupt.
A “1” disables the corresponding interrupt status bit for
INT
interrupt.
A “1” disables the corresponding interrupt status bit for
INT
interrupt.
Power-On Default = 0.
A “1” disables the corresponding interrupt status bit for
INT
interrupt.
A “1” disables the corresponding interrupt status bit for
INT
interrupt.
T able X I. Register 44h,
INT
Mask Register 2 (Power-On Default = 00h)
Bit
Name
R/
W
Description
0
1
2
3
4
5
6
7
+12 V
V
CCP2
Reserved
Reserved
CI
Reserved
Reserved
RESET
Enable
Read/
Write
Read/
Write
Read/
Write
Read/
Write
Read/
Write
Read/
Write
Read/
Write
Read/
Write
A “1” disables the corresponding interrupt status bit for
INT
interrupt.
A “1” disables the corresponding interrupt status bit for
INT
interrupt.
Power-up default set to Low.
Power-up default set to Low.
A “1” disables the corresponding interrupt status bit for
INT
interrupt.
Undefined.
Undefined.
A “1” enables the
RESET
function in the configuration register.
T able X II. Register 45h, Reserved Compatibility (Power-On Default = 00h)
Bit
Name
R/
W
Description
0–7
Reserved
Read/
Write
Reserved for Compatibility.
T able X III. Register 46h, Chassis Intrusion Clear (Power-On Default = 00h)
Bit
Name
R/
W
Description
0–6
7
Reserved
Chassis Int. Clear
Read/
Write
Read/
Write
Undefined (Power On Default = 00h)
A “1” outputs a minimum 20 ms active low pulse on the chassis intrusion
pin. T he register bit clears itself after the pulse has been output.
T able X IV. Register 47h, VID0–3/Fan Divisor Register (Power-On Default 0101(VID3–VID0))
Bit
Name
R/
W
Description
0–3
VID
Read
T he VID[3:0] inputs from processor core power supplies to indicate the
operating voltage (e.g., 1.3 V to 3.5 V).
Sets Counter Prescaler for FAN1 Speed Measurement
<5:4> = 00 – Divide by 1
<5:4> = 01 – Divide by 2
<5:4> = 10 – Divide by 4
<5:4> = 11 – Divide by 8
Sets Counter Prescaler for FAN2 Speed Measurement
<7:6> = 00 – Divide by 1
<7:6> = 01 – Divide by 2
<7:6> = 10 – Divide by 4
<7:6> = 11 – Divide by 8
4–5
FAN1 Divisor
Read/
Write
6–7
FAN2 Divisor
Read/
Write