參數(shù)資料
型號(hào)： ADAU1702JSTZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 36/52頁(yè)
文件大小： 0K
描述： IC AUDIO PROC 2ADC/4DAC 48-LQFP
標(biāo)準(zhǔn)包裝： 1
系列： SigmaDSP®
類(lèi)型： 音頻處理器
應(yīng)用： 車(chē)載，監(jiān)視器，MP3
安裝類(lèi)型： 表面貼裝
封裝/外殼： 48-LQFP
供應(yīng)商設(shè)備封裝： 48-LQFP（7x7）
包裝： 托盤(pán)
產(chǎn)品目錄頁(yè)面： 776 (CN2011-ZH PDF)
ADAU1702
Rev. C | Page 41 of 52
ADDRESS 2079 (0x081F)—SERIAL INPUT CONTROL REGISTER
Table 48. Serial Input Control Register Bit Map
D7
D6
D5
D4
D3
D2
D1
D0
Default
0
ILP
IBP
M2
M1
M0
0x00
Table 49. Serial Input Control Register Bit Descriptions
Bit Name
Description
ILP
INPUT_LRCLK polarity. When this bit is set to 0, the left channel data on the SDATA_INx pins is clocked when
INPUT_LRCLK is low and the right channel data is clocked when INPUT_LRCLK is high. When this bit is set to 1,
the clocking of these channels is reversed. In TDM mode, when this bit is set to 0, data is clocked in starting with
the next appropriate BCLK edge (set in Bit 3 of this register) after a falling edge on the INPUT_LRCLK pin. When
this bit is set to 1 and the device is running in TDM mode, the input data is valid on the BCLK edge after a rising
edge on the word clock (INPUT_LRCLK). INPUT_LRCLK can also operate with a pulse input, rather than a clock;
in this case, the first edge of the pulse is used by the ADAU1702 to start the data frame. When this polarity bit is
set to 0, use a low pulse; when the bit it set to 1, use a high pulse.
IBP
INPUT_BCLK polarity. This bit controls on which edge of the bit clock the input data changes and on which
edge it is clocked. Data changes on the falling edge of INPUT_BCLK when this bit is set to 0 and on the rising edge
when this bit is set at 1.
Serial input mode. These two bits control the data format that the input port expects to receive. Bit 3 and Bit 4
of this control register override the settings of Bits[2:0]; therefore, all four bits must be changed together for
proper operation in some modes. The clock diagrams for these modes are shown in Figure 32, Figure 33, and
Figure 34. Note that for left-justified and right-justified modes, the LRCLK polarity is high and then low, which is
the opposite of the default setting for ILP.
When these bits are set to accept a TDM input, the ADAU1702 data starts after the edge defined by ILP. Input
the ADAU1702 TDM data stream on Pin SDATA_IN0. Figure 35 shows a TDM stream with a high-to-low triggered
LRCLK and data changing on the falling edge of the BCLK. The ADAU1702 expects the MSB of each data slot to
be delayed by one BCLK from the beginning of the slot, as it would in stereo I2S format. In TDM mode, Channel 0
to Channel 3 are in the first half of the frame, and Channel 4 to Channel 7 are in the second half. Figure 36 shows
an example of a TDM stream running with a pulse word clock, which is used to interface to ADI codecs in auxiliary
mode. To work in this mode with either the input or output serial ports, set the ADAU1702 to begin the frame
on the rising edge of LRCLK, to change data on the falling edge of BCLK, and to delay the MSB position from the
start of the word clock by one BCLK.
Setting
Function
000
I2S
001
Left justified
010
TDM
011
Right justified, 24 bits
100
Right justified, 20 bits
101
Right justified, 18 bits
110
Right justified, 16 bits
M[2:0]
111
Reserved
相關(guān)PDF資料
PDF描述
CS8406-CSZ IC XMITTER DGTL 192KHZ 28SOIC
14281-18PG-3ES CONN RCPT 18POS PNL MNT PIN
AD7708BRU IC ADC 16BIT R-R 8/10CH 28-TSSOP
MS3106F20-29PW CONN PLUG 17POS STRAIGHT W/PINS
MS3106F20-29P CONN PLUG 17POS STRAIGHT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1702JSTZ-RL 功能描述:IC AUDIO PROC 2ADC/4DAC 48-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類(lèi)型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類(lèi)型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱(chēng):497-11050-6
ADAU1761 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:SigmaDSP Stereo, Low Power, 96 kHz, 24-Bit Audio Codec with Integrated PLL
ADAU1761BCPZ 功能描述:IC SIGMADSP CODEC PLL 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱(chēng):296-21257-2
ADAU1761BCPZ 制造商:Analog Devices 功能描述:IC, AUDIO CODEC, 24BIT, 96KHZ, LFCSP-32
ADAU1761BCPZ-R7 功能描述:IC SIGMADSP CODEC PLL 32LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 編解碼器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:2,500 系列:- 類(lèi)型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*