參數(shù)資料
型號(hào)： ADAU1442YSVZ-3A
廠商： Analog Devices Inc
文件頁數(shù)： 55/93頁
文件大?。?/td> 0K
描述： IC SIGMADSP 28B 175MHZ 100TQFP
標(biāo)準(zhǔn)包裝： 1
系列： SigmaDSP®
類型： 音頻處理器
應(yīng)用： 車載音頻
安裝類型： 表面貼裝
封裝/外殼： 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 100-TQFP-EP（14x14）
包裝： 托盤
ADAU1442/ADAU1445/ADAU1446
Data Sheet
Rev. D | Page 58 of 92
ASYNCHRONOUS SAMPLE RATE CONVERTERS
The integrated sample rate converters of the ADAU1442/
ADAU1445 processors can be configured in various ways to
facilitate asynchronous connectivity to other components in the
audio system. The sample rate converters operate completely
independent of the serial ports and DSP core, connecting via
the flexible audio routing matrix.
ASRC MODES AND SETTINGS
Table 36. Addresses of ASRC Modes Registers
Address
Name
Read/Write
Word Length
Decimal
Hex
57601
E101
Stereo ASRC[3:0] lock
status and mute
16 bits (2 bytes)
57603
E103
Stereo ASRC[3:0] mute
ramp disable
16 bits (2 bytes)
57665
E141
Stereo ASRC[7:4] lock
status and mute
16 bits (2 bytes)
57667
E143
Stereo ASRC[7:4] mute
ramp disable
16 bits (2 bytes)
Stereo ASRC[3:0] Lock Status and Mute Register
(Address 0xE101)
Table 37. Bit Descriptions of Register 0xE101
Bit
Position
Description
Default
[15:12]
Reserved
11
Stereo ASRC 3 (Channel 6, Channel 7)
lock status (read only)
0
10
Stereo ASRC 2 (Channel 4, Channel 5)
lock status (read only)
0
9
Stereo ASRC 1 (Channel 2, Channel 3)
lock status (read only)
0
8
Stereo ASRC 0 (Channel 0, Channel 1)
lock status (read only)
0
[7:4]
Reserved
3
Stereo ASRC 3 (Channel 6, Channel 7) mute
0
2
Stereo ASRC 2 (Channel 4, Channel 5) mute
0
1
Stereo ASRC 1 (Channel 2, Channel 3) mute
0
Stereo ASRC 0 (Channel 0, Channel 1) mute
0
Every sample rate converter pair for Stereo ASRC[3:0] can be
muted. This function is controlled by a single 12-bit register.
The mute bits (Bits[3:0]) are active high; therefore, a value of 1
mutes the corresponding ASRC, and a value of 0 unmutes the
corresponding ASRC. The muting is done with a volume ramp
and is click and pop free. If desired, the mute ramp can be
When the device is powered up and brought out of reset, the
ASRC lock bits default to a value of 0. When the master clocks
to the ASRC are enabled (see the Master Clock Enable Switch
Register (Address 0xE280) section), the corresponding ASRC
lock bits are set to 1, and the outputs are automatically muted.
When an ASRC's output rate is set (see the ASRC Output Rate
section) and it locks to a valid output clock, the corresponding
lock bit changes from 1 to 0. This signifies that the ASRC has
found the target clock rate and locked to it. From that moment
onward, the lock bit remains at 0 until the device is reset. Changing
the target rate setting or removing the output clock from the
ASRC will not cause its lock bit to change from 0 back to 1.
In the case of the ADAU1446, setting these registers does not
affect system operation in any way.
Stereo ASRC[3:0] Mute Ramp Disable Register
(Address 0xE103)
Table 38. Bit Descriptions of Register 0xE103
Bit
Position
Description
Default
[15:1]
Reserved
0
Stereo ASRC[3:0] (Channels[7:0]) mute
ramp disable
0
0 = enable ramp
1 = disable ramp
This single-bit register controls the mute behavior of Stereo
ASRC[3:0] (Channels[7:0]). When Bit 0 is set to the default (0),
Stereo ASRC[3:0] (Channels[7:0]) mute with a volume ramp.
When Bit 0 is set to 1, Stereo ASRC[3:0] mute abruptly. In
addition, setting this bit to 1 ignores the ASRC mute bits
(Bits[3:0]) in Register 0xE101 (see the Stereo ASRC[3:0] Lock
Status and Mute section); therefore, a mute only occurs on a loss
of lock.
In the case of the ADAU1446, setting this register does not
affect system operation in any way.
Stereo ASRC[7:4] Lock Status and Mute Register
(Address 0xE141)
Table 39. Bit Descriptions of Register 0xE141
Bit
Position
Description
Default
[15:12]
Reserved
11
Stereo ASRC 7 (Channel 14, Channel 15)
lock status (read only)
0
10
Stereo ASRC 6 (Channel 12, Channel 13)
lock status (read only)
0
9
Stereo ASRC 5 (Channel 10, Channel 11)
lock status (read only)
0
8
Stereo ASRC 4 (Channel 8, Channel 9)
lock status (read only)
0
[7:4]
Reserved
3
Stereo ASRC 7 (Channel 14, Channel 15) mute
0
2
Stereo ASRC 6 (Channel 12, Channel 13) mute
0
1
Stereo ASRC 5 (Channel 10, Channel 11) mute
0
Stereo ASRC 4 (Channel 8, Channel 9) mute
0
相關(guān)PDF資料
PDF描述
VI-B6Z-MW CONVERTER MOD DC/DC 2V 40W
VI-233-CU-F1 CONVERTER MOD DC/DC 24V 200W
ADAU1445YSVZ-3A IC SIGMADSP 175MHZ 100TQFP
VI-232-IW-S CONVERTER MOD DC/DC 15V 100W
AD1941YSTZ IC DSP AUDIO 16CHAN 28BIT 48LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1442YSVZ-3A-RL 功能描述:IC SIGMADSP 28B 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1445YSVZ-3A 功能描述:IC SIGMADSP 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1445YSVZ-3A-RL 功能描述:IC SIGMADSP 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1446EBZ 制造商:Analog Devices 功能描述:SIGMADSP? DIGITAL AUDIO PROCESSOR WITH FLEXIBLE AUDIO - Bulk
ADAU1446YSTZ-3A 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*