- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10240 > ADAU1442YSVZ-3A (Analog Devices Inc)IC SIGMADSP 28B 175MHZ 100TQFP PDF資料下載
參數(shù)資料
| 型號： | ADAU1442YSVZ-3A |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 34/93頁 |
| 文件大小： | 0K |
| 描述： | IC SIGMADSP 28B 175MHZ 100TQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SigmaDSP® |
| 類型： | 音頻處理器 |
| 應(yīng)用： | 車載音頻 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 100-TQFP-EP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
Data Sheet
ADAU1442/ADAU1445/ADAU1446
Rev. D | Page 3 of 92
REVISION HISTORY
11/13—Rev. C to Rev. D
Changes to Table 7 ..........................................................................14
Changes to Serial Input Flexible TDM Interface Modes and
Settings Section................................................................................76
Change to Figure 63........................................................................88
Change to Figure 66........................................................................91
9/10—Rev. B to Rev. C
Added Table 1, Renumbered Sequentially.....................................4
Changes to System Initialization Sequence Section ...................20
Changes to Table 12 ........................................................................24
Changes to Figure 20 ......................................................................29
Changes to EEPROM Format Section..........................................30
Changes to Table 26 ........................................................................39
Changes to Table 30 ........................................................................44
Changes to Stereo ASRC[3:0] Lock Status and Mute Register
(Address 0xE101), Stereo ASRC[3:0] Mute Ramp Disable
Register (Address 0xE103), and Stereo ASRC[7:4] Lock Status
and Mute Register (Address 0xE141) Sections .......................58
Changes to Architecture Section and Figure 51..........................60
Changes to Core Run Register (Address 0xE228) Section ........61
Changes to Table 55 ........................................................................66
Changes to Table 59 ........................................................................67
Changes to Multipurpose Pins Section and Table 68.................69
4/10—Rev. A to Rev. B
Added ADAU1442 .............................................................Universal
Changes to General Description Section .......................................4
Changes to Table 1 ............................................................................5
Added Table 2; Renumbered Sequentially.....................................6
Changes to Table 4 ..........................................................................11
Changes to Overview Section........................................................16
Changes to Power-Up Sequence Section, System Initialization
Sequence Section, and Table 6...................................................19
Changes to Data Bytes Section ......................................................28
Changes to Serial Clock Domains Section ..................................33
Changes to Flexible Audio Routing Matrix—Input Side Section.....47
Changes to ASRC Input Select Pairs[7:0] Registers
(Address 0xE080 to Address 0xE087) Section ........................52
Changes to ASRC Output Rate Bits (Bits[5:0]) Section..............54
Changes to Stereo ASRC[3:0] Lock Status and Mute Register
(Address 0xE101) Section............................................................57
Changes to Stereo ASRC[7:4] Lock Status and Mute Register
(Address 0xE141) Section..................................................................58
Changes to S/PDIF Transmitter Section ......................................64
Changes to Multipurpose Pins Section ........................................68
Added Multipurpose Pin Value Registers (Address 0x129A to
Address 0x12A5) Section and Table 66; Renumbered
Sequentially..................................................................................68
Change to Table 84..........................................................................82
Changes to Ordering Guide...................................................................91
4/09—Rev. 0 to Rev. A
Added ADAU1446............................................................. Universal
Added LQFP ....................................................................... Universal
Added Minimum Digital Current (DVDD) of ADAU1446,
Maximum Digital Current (DVDD) of ADAU1446, and
AVDD, DVDD, PVDD During Operation of ADAU1446
Parameters, Table 1.......................................................................5
Changes to Table 4 ............................................................................9
Changes to Overview Section........................................................16
Change to Table 9............................................................................21
Changes to Voltage Regulator Section .........................................23
Changes to EEPROM Format Section..........................................28
Changes to Serial Clock Domains Section ..................................32
Changes to Flexible Audio Routing Matrix—Input Side Section;
Added Figure 40; Renumbered Sequentially...........................46
Changes to Stereo ASRC Routing Overview Section.................47
Changes to ASRC Input Select Pairs[7:0] Registers (Address 0xE080
to Address 0xE087) Section.......................................................51
Changes to ASRC Output Rate Bits (Bits[5:0]) Section.............53
Changes to Serial Output Data Selector Bits
(Bits[5:0]) Section .......................................................................55
Changes to ASRC Modes and Settings Section...........................56
Added Table 43; Renumbered Sequentially.................................61
Updated Outline Dimensions........................................................90
Changes to Ordering Guide...........................................................90
1/09—Revision 0: Initial Version
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B6Z-MW | CONVERTER MOD DC/DC 2V 40W |
| VI-233-CU-F1 | CONVERTER MOD DC/DC 24V 200W |
| ADAU1445YSVZ-3A | IC SIGMADSP 175MHZ 100TQFP |
| VI-232-IW-S | CONVERTER MOD DC/DC 15V 100W |
| AD1941YSTZ | IC DSP AUDIO 16CHAN 28BIT 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAU1442YSVZ-3A-RL | 功能描述:IC SIGMADSP 28B 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| ADAU1445YSVZ-3A | 功能描述:IC SIGMADSP 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| ADAU1445YSVZ-3A-RL | 功能描述:IC SIGMADSP 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| ADAU1446EBZ | 制造商:Analog Devices 功能描述:SIGMADSP? DIGITAL AUDIO PROCESSOR WITH FLEXIBLE AUDIO - Bulk |
| ADAU1446YSTZ-3A | 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。