參數(shù)資料
型號(hào)： ADAU1442YSVZ-3A-RL
廠商： Analog Devices Inc
文件頁數(shù)： 41/93頁
文件大小： 0K
描述： IC SIGMADSP 28B 175MHZ 100TQFP
標(biāo)準(zhǔn)包裝： 1,000
系列： SigmaDSP®
類型： 音頻處理器
應(yīng)用： 車載音頻
安裝類型： 表面貼裝
封裝/外殼： 100-TQFP 裸露焊盤
供應(yīng)商設(shè)備封裝： 100-TQFP-EP（14x14）
包裝： 帶卷 (TR)
Data Sheet
ADAU1442/ADAU1445/ADAU1446
Rev. D | Page 45 of 92
Clock Output Enable Bit (Bit 15)
This bit controls the serial port’s respective bit clock as well as
the left and right clocks. When this bit is set to 1, the clock pins
are set to output. When this bit is set to 0, the clock pins are not
output clocks. In Register 0xE040 to Register 0xE048, Bit 15 and
Bits[13:10] must be used in conjunction to set the port as a master
or slave. Clock domains are assigned to input or output serial
ports with the clock pad multiplexer register (Address 0xE240).
For more information, see the Clock Pad Multiplexer section.
Frame Sync Type Bit (Bit 14)
This bit sets the type of LRCLK signal that is used. When this
bit is set to 0, the clock signal is a square wave. When this bit is
set to 1, the signal is a narrow pulse.
Clock Domain Master/Slave Select Bits (Bits[13:10])
These bits set whether the serial port outputs its clocks as a
master or slave to an available clock domain. If a serial port is
set to be a master, the clock output enable bit (Bit 15) must be
set to 1. If a serial port is set as a slave, the clock output enable
bit (Bit 15) must be set to 0. In both cases, the corresponding
clock pad multiplexer must be set to the serial output domain if it
is assignable. For more information, see the Clock Pad Multiplexer
section. Note that an arbitrary number of serial ports can be
slaves to a single clock domain, but a single serial port can only
be a master to one clock domain. The values for fS,NORMAL, fS,DUAL,
and fS,QUAD are 48 kHz, 96 kHz, and 192 kHz, respectively, for a
172.032 MHz core clock signal.
Serial Output BCLK Polarity Bit (Bit 9)
The polarity of BCLKx determines whether LRCLKx and
SDATA_OUTx change on a rising (+) or falling () edge of the
BCLKx signal. Standard I2S signals use negative BCLK polarity.
Serial Output LRCLK Polarity Bit (Bit 8)
The polarity of LRCLKx determines whether the left stereo
channel is initiated on a rising (+) or falling () edge of the
LRCLKx signal. Standard I2S signals use negative LRCLK
polarity.
Word Length Bits (Bits[7:6])
These bits set the word length of the input data at 16, 20, or
24 bits. The output stream always has space for 24 bits of data,
but if the word length is set lower, the extra bits are set as 0s. The
fourth setting is flexible TDM. For more information, see the
section.
MSB Position Bits (Bits[5:3])
These bits set the position of the MSB in the data stream.
TDM Type Bits (Bits[2:0])
These bits set the number of channels contained in the data
stream. The possible choices are TDM2 (stereo), TDM4, TDM8
or flexible TDM, TDM16, and packed TDM4 mode. For more
information on the packed TDM4 mode, see the Packed TDM4
Mode section. If word length bits (Bits[7:6]) are set to 11 for
flexible TDM mode, then the TDM type bits (Bits[2:0]) must
also be set for flexible TDM mode (that is, set to 010).
High Speed Slave Interface Mode Register
(Address 0xE049)
Table 31. Bit Descriptions of Register 0xE049
Bit Position
Description
Default
[15:1]
Reserved
0
High speed slave interface mode
0
0 = disabled
1 = enabled
High Speed Slave Interface Mode Bit (Bit 0)
If any of the serial output ports are slaves to a bit clock greater than
22 MHz, the high speed slave interface mode must be enabled.
LRCLKx
BCLKx
SDATA_OUTx
LRCLKx
BCLKx
SDATA_OUTx
BCLK POLARITY
07696-
035
Figure 34. Serial Output BCLK Polarity
L
R
L
R
L
R
LRCLKx
LRCLK POLARITY
07696-
036
Figure 35. Serial Output LRCLK Polarity
相關(guān)PDF資料
PDF描述
ADAU1445YSVZ-3A-RL IC SIGMADSP 175MHZ 100TQFP
ADAU1461WBCPZ-R7 IC SIGMADSP 24BIT 96KHZ PLL 32
ADAU1513ACPZ-RL7 IC AMP AUDIO PWR 23W 48LFCSP
ADAU1590ACPZ-RL7 IC AMP AUDIO PWR 48LFCSP
ADAU1592ACPZ IC AMP AUDIO PWR 24W 48LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1445YSVZ-3A 功能描述:IC SIGMADSP 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1445YSVZ-3A-RL 功能描述:IC SIGMADSP 175MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1446EBZ 制造商:Analog Devices 功能描述:SIGMADSP? DIGITAL AUDIO PROCESSOR WITH FLEXIBLE AUDIO - Bulk
ADAU1446YSTZ-3A 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1446YSTZ-3A-RL 功能描述:IC SIGMADSP 175MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*