Standby 3 (Default)1, 2 OUT_CO" />
參數(shù)資料
型號: AD9995KCPZRL
廠商: Analog Devices Inc
文件頁數(shù): 29/60頁
文件大?。?/td> 0K
描述: IC CCD SIGNAL PROCESSOR 56-LFCSP
標準包裝: 2,500
類型: CCD 信號處理器,12 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
電流 - 電源: 30mA
安裝類型: 表面貼裝
封裝/外殼: 56-VFQFN 裸露焊盤,CSP
供應商設備封裝: 56-LFCSP-VQ(8x8)
包裝: 帶卷 (TR)
AD9995
–35–
Table XIV. Standby Mode Operation
I/O Block
Standby 3 (Default)1, 2
OUT_CONT = LO2, 3
Standby 23, 4
Standby 13, 4
AFE
OFF
No Change
OFF
Only REFT, REFB ON
Timing Core
OFF
No Change
OFF
ON
CLO Oscillator
OFF
No Change
ON
CLO
HI
Running
V1
LO
V2
LO
V3
LO
V4
LO
V5
LO
HI
V6
LO
HI
VSG1
LO
HI
VSG2
LO
HI
VSG3
LO
HI
VSG4
LO
HI
VSG5
LO
HI
SUBCK
LO
HI
VSUB
LO
MSHUT
LO
STROBE
LO
H1
Hi-Z
LO
LO (4.3 mA)
H2
Hi-Z
HI
HI (4.3 mA)
H3
Hi-Z
LO
LO (4.3 mA)
H4
Hi-Z
HI
HI (4.3 mA)
RG
Hi-Z
LO
LO (4.3 mA)
VD
LO
VDHDPOL Value
VDHDPOL
VDHDPOL Value
VDHDPOL
Running
HD
LO
VDHDPOL Value
VDHDPOL
VDHDPOL Value
Running
DCLK
LO
Running
DOUT
LO
NOTES
1 To exit Standby 3, first write 00 to OPRMODE[1:0], then reset the Timing Core after ~500 s to guarantee proper settling of the oscillator.
2 Standby 3 mode takes priority over OUT_CONTROL for determining the output polarities.
3 These polarities assume OUT_CONT = HI because OUT_CONTROL = LO takes priority over Standby 1 and 2.
4 Standby 1 and 2 will set H and RG drive strength to minimum value (4.3 mA).
REV. 0
OBSOLETE
相關PDF資料
PDF描述
AD9846AJSTZ IC CCD SIGNAL PROC 10BIT 48LQFP
1-2081204-1 CONN JACK SMA BULKHEAD RG178
AD9949AKCPZRL IC CCD SIGNAL PROCESSOR 40-LFCSP
2081204-9 CONN JACK SMA BULKHEAD RG405
AD9949KCPZRL IC CCD SIGNAL PROCESSOR 40-LFCSP
相關代理商/技術參數(shù)
參數(shù)描述
AD9995KCPZRL7 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9996BBCZ 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk
AD9996BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD-9FT4-B2 制造商:Pan Pacific 功能描述:
AD-9FT4-BK2 制造商:Pan Pacific 功能描述: