- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11659 > AD9995KCPZRL (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 56-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9995KCPZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/60頁 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 56-LFCSP |
| 標準包裝： | 2,500 |
| 類型： | CCD 信號處理器，12 位 |
| 輸入類型： | 邏輯 |
| 輸出類型： | 邏輯 |
| 接口： | 3 線串口 |
| 電流 - 電源： | 30mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9995
–22–
The example shown in Figure 22 illustrates this operation.The
first toggle position is 2, and the second toggle position is 9. In
non-Multiplier mode, this causes the V-sequence to toggle at
pixel 2 and then pixel 9 within a single HD line. However, toggle
positions are now multiplied by the VTPLEN = 4, so the first
toggle occurs at pixel count 8 and the second toggle occurs at
pixel count 36. Sweep mode has also been enabled to allow the
toggle positions to cross the HD line boundaries.
Vertical Sensor Gate (Shift Gate) Patterns
In an interline CCD, the vertical sensor gates (VSG) are used
to transfer the pixel charges from the light-sensitive image area
into light-shielded vertical registers. From the light-shield verti-
cal registers, the image is then read out line-by-line by using the
vertical transfer pulses V1–V6 in conjunction with the high speed
horizontal clocks.
Table IX contains the summary of the VSG pattern registers. The
AD9995 has five VSG outputs, VSG1–VSG5. Each of the out-
puts can be assigned to one of four programmed patterns by using
the SGPATSEL registers. Each pattern is generated in a similar
manner as the V-pattern groups, with a programmable start polar-
ity (SGPOL), first toggle position (SGTOG1), and second toggle
position (SGTOG2). The active line where the VSG1–VSG5
pulses occur is programmable using the SGLINE1 and SGLINE2
registers. Additionally, any of the VSG1–VSG5 pulses may be
individually disabled by using the SGMASK register. The individ-
ual masking allows all of the SG patterns to be preprogrammed,
and the appropriate pulses for the different fields can be separately
enabled. For maximum flexibility, the SGPATSEL, SGMASK,
and SGLINE registers are separately programmable for each field.
More detail is given in the Complete Field section.
V1–V6
HD
VPATLEN
MULTIPLIER MODE V-PATTERN GROUP PROPERTIES:
1. START POLARITY (ABOVE: STARTPOL = 0)
2. FIRST, SECOND, AND THIRD TOGGLE POSITIONS (ABOVE: VTOG1 = 2, VTOG2 = 9)
3. LENGTH OF VPAT COUNTER (ABOVE: VPATLEN = 4). THIS IS THE MINIMUM RESOLUTION FOR TOGGLE POSITION CHANGES.
4. TOGGLE POSITIONS OCCUR AT LOCATION EQUAL TO (VTOG VPATLEN)
5. IF SWEEP REGION IS ENABLED, THE V-PULSES MAY ALSO CROSS THE HD BOUNDRIES, AS SHOWN ABOVE
1 2
1 2 3 4
3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4
1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2
1 2
3 4
3 4 1 2 3
1 2 3 4 1
4 1 2
3
2
3 4
START POSITION OF VPAT GROUP IS STILL PROGRAMMED IN THE V-SEQUENCE REGISTERS
PIXEL
NUMBER
1 2 3 4
2 3 4 5 6 7 8
5 6 7 8 9 1
9 10 1
0 11 1
1 12 1
2 13 1
3 14 1
4 15 1
5 16 1
6 17 1
7 18 1
8 19 2
9 20 2
0 21 2
1 22 2
2 23 2
3 24 2
4 25 2
5 26 2
6 27 2
7 28 2
8 29 3
9 30 3
0 31 3
1 32 3
2 33 3
3 34 3
4 35 3
5 36 3
6 3
6 37 3
7 38 3
8 39 4
9 40
3
5
4
1
2
4
2
Figure 22. Example of Multiplier Region for Wide Vertical PulseTiming
Table IX.VSG Pattern Registers (also see Field Registers in Table VII)
Register
Length
Range
Description
SGPOL
1b
High/Low
Sensor Gate Starting Polarity for SG Pattern 0–3
SGTOG1
12b
0–4095 Pixel Location
First Toggle Position for SG Pattern 0–3
SGTOG2
12b
0–4095 Pixel Location
Second Toggle Position for SG Pattern 0–3
VD
HD
PROGRAMMABLE SETTINGS FOR EACH PATTERN:
1. START POLARITY OF PULSE
2. FIRST TOGGLE POSITION
3. SECOND TOGGLE POSITION
4. ACTIVE LINE FOR VSG PULSES WITHIN THE FIELD (PROGRAMMABLE IN THE FIELD REGISTER, NOT FOR EACH PATTERN)
VSG PATTERNS
4
1
2
3
Figure 23. Vertical Sensor Gate Pulse Placement
REV. 0
OBSOLETE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9846AJSTZ | IC CCD SIGNAL PROC 10BIT 48LQFP |
| 1-2081204-1 | CONN JACK SMA BULKHEAD RG178 |
| AD9949AKCPZRL | IC CCD SIGNAL PROCESSOR 40-LFCSP |
| 2081204-9 | CONN JACK SMA BULKHEAD RG405 |
| AD9949KCPZRL | IC CCD SIGNAL PROCESSOR 40-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9995KCPZRL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9996BBCZ | 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk |
| AD9996BBCZRL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD-9FT4-B2 | 制造商:Pan Pacific 功能描述: |
| AD-9FT4-BK2 | 制造商:Pan Pacific 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。