參數(shù)資料
型號(hào)： AD9995KCPZRL
廠商： Analog Devices Inc
文件頁數(shù)： 10/60頁
文件大?。?/td> 0K
描述： IC CCD SIGNAL PROCESSOR 56-LFCSP
標(biāo)準(zhǔn)包裝： 2,500
類型： CCD 信號(hào)處理器，12 位
輸入類型： 邏輯
輸出類型： 邏輯
接口： 3 線串口
電流 - 電源： 30mA
安裝類型： 表面貼裝
封裝/外殼： 56-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 56-LFCSP-VQ（8x8）
包裝： 帶卷 (TR)
AD9995
–18–
Vertical Sequences (VSEQ)
The vertical sequences are created by selecting one of the 10
V-pattern groups and adding repeats, start position, and hori-
zontal clamping and blanking information. Up to 10 V-sequences
can be programmed, each using the registers shown in Table VI.
Figure 17 shows how the different registers are used to generate
each V-sequence.
The VPATSEL register selects which V-pattern group will be
used in a given V-sequence.The basic V-pattern group can have
repetitions added, for high speed line shifts or line binning, by
using the VPATREPO and VPATREPE registers. Generally, the
same number of repetitions are programmed into both registers,
but if a different number of repetitions is required on odd and
even lines, separate values may be used for each register (see
the V-Sequence Line Alternation section).The VPATSTART
register specifies where in the line the V-pattern group will start.
The VMASK register is used in conjunction with the FREEZE/
RESUME registers to enable optional masking of the V-outputs.
Either or both of the FREEZE1/RESUME1 and FREEZE2/
RESUME2 registers can be enabled.
The line length (in pixels) is programmable using the HDLEN
registers. Each V-sequence can have a different line length to
accommodate various image readout techniques.The maximum
number of pixels per line is 4096. Note that the last line of the
field is separately programmable using the HDLAST register
located in the Field register section.
Table VI.V-Sequence Registers (see Tables III and IV for HBLK, CLPOB, PBLK Registers)
Register
Length
Range
Description
VPATSEL
4b
0–9 V-Pattern Group #
Selected V-Pattern Group for Each V-Sequence.
VMASK
2b
0–3 Mask Mode
Enables the Masking of V1–V6 Outputs at the Locations Specified by
the FREEZE/RESUME Registers. 0 = No Mask, 1 = Enable
FREEZE1/RESUME1, 2 = Enable FREEZE2/RESUME2, 3 = Enable
both 1 and 2.
VPATREPO
12b
0–4095 # of Repeats
Number of Repetitions for the V-Pattern Group for Odd Lines.
If no odd/even alternation is required, set to VPATREPE.
VPATREPE
12b
0–4095 # of Repeats
Number of Repetitions for the V-Pattern Group for Even Lines.
If no odd/even alternation is required, set to VPATREPO.
VPATSTART
12b
0–4095 Pixel Location
Start Position for the Selected V-Pattern Group.
HDLEN
12b
0–4095 # of Pixels
HD Line Length for Lines in Each V-Sequence.
VPAT REP 3
HD
V1–V6
PROGRAMMABLE SETTINGS FOR EACH V-SEQUENCE:
1. START POSITION IN THE LINE OF SELECTED V-PATTERN GROUP
2. HD LINE LENGTH
3. V-PATTERN SELECT (VPATSEL) TO SELECT ANY V-PATTERN GROUP
4. NUMBER OF REPETITIONS OF THE V-PATTERN GROUP (IF NEEDED)
5. START POLARITY AND TOGGLE POSITIONS FOR CLPOB AND PBLK SIGNALS
6. MASKING POLARITY AND TOGGLE POSITIONS FOR HBLK SIGNAL
V-PATTERN GROUP
1
3
CLPOB
PBLK
HBLK
2
4
VPAT REP 2
5
6
Figure 17. V-Sequence Programmability
REV. 0
OBSOLETE
相關(guān)PDF資料
PDF描述
AD9846AJSTZ IC CCD SIGNAL PROC 10BIT 48LQFP
1-2081204-1 CONN JACK SMA BULKHEAD RG178
AD9949AKCPZRL IC CCD SIGNAL PROCESSOR 40-LFCSP
2081204-9 CONN JACK SMA BULKHEAD RG405
AD9949KCPZRL IC CCD SIGNAL PROCESSOR 40-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9995KCPZRL7 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9996BBCZ 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk
AD9996BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD-9FT4-B2 制造商:Pan Pacific 功能描述:
AD-9FT4-BK2 制造商:Pan Pacific 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*