參數(shù)資料
型號: AD9991KCPZ
廠商: Analog Devices Inc
文件頁數(shù): 37/60頁
文件大?。?/td> 0K
描述: IC CCD SIGNAL PROCESSOR 56-LFCSP
標(biāo)準(zhǔn)包裝: 1
類型: CCD 信號處理器,10 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
安裝類型: 表面貼裝
封裝/外殼: 56-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 56-LFCSP-VQ(8x8)
包裝: 帶卷 (TR)
AD9991
–42–
Table XXII. Shutter Control Register Map (continued)
Data Bit Default
Address Content
Value
Register Name
Register Description
67
[1:0]
0
VSUBMODE
VSUB Readout Mode [0]. VSUB Keep-On Mode [1].
68
[12:0]
1000
VSUBON
VSUB ON Position [11:0]. VSUB Active Polarity [12].
69
[1:0]
1
MSHUTPOL
MSHUT Active Polarity [0]. MSHUT Manual Enable [1].
6A
[23:0]
0
MSHUTON
MSHUT ON Position. Line [11:0]. Pixel [23:0].
6B
[11:0]
0
MSHUTOFF_FD
MSHUT OFF Field Position.
6C
[23:0]
0
MSHUTOFF_LNPX
MSHUT OFF Position. Line [11:0]. Pixel [23:12].
6D
[0]
1
STROBPOL
STROBE Active Polarity.
6E
[11:0]
0
STROBON_FD
STROBE ON Field Position.
6F
[23:0]
0
STROBON_LNPX
STROBE ON Position. Line [11:0]. Pixel [23:12].
70
[11:0]
0
STROBOFF_FD
STROBE OFF Field Position.
71
[23:0]
0
STROBOFF_LNPX
STROBE OFF Position. Line [11:0]. Pixel [23:12].
Table XXIII. Register Map Selection
Data Bit Default
Address Content
Value
Register Name
Register Description
7F
[0]
0
BANKSELECT1
Register Bank Access from Bank 1 to Bank 2. 0 = Bank 1, 1 = Bank 2.
Table XXIV. AFE Operation Register Detail
Data Bit Default
Address Content
Value
Register Name
Register Description
00
[1:0]
3
PWRDOWN
0 = Normal Operation, 1 = Standby 1, 2 = Standby 2, 3 = Standby 3.
[2]
1
CLPENABLE
0 = Disable OB Clamp, 1 = Enable OB Clamp.
[3]
0
CLPSPEED
0 = Select Normal OB Clamp Settling, 1 = Select Fast OB Clamp Settling.
[4]
0
TEST
Test Use Only. Set to 0.
[5]
0
PBLK_LVL
DOUT Value during PBLK: 0 = Blank to Zero, 1 = Blank to Clamp Level.
[7:6]
0
TEST
Test Use Only. Set to 0.
[8]
0
DCBYP
0 = Enable DC Restore Circuit, 1 = Bypass DC Restore Circuit during PBLK.
[9]
0
TEST
Test Use Only. Set to 0.
Table XXV. AFE Control Register Detail
Data Bit Default
Address Content
Value
Register Name
Register Description
03
[1:0]
0
TEST
Test Use Only. Set to 00.
[2]
1
TEST
Test Use Only. Set to 1.
[3]
0
DOUTDISABLE
0 = Data Outputs are Driven, 1 = Data Outputs are Three-Stated.
[4]
0
DOUTLATCH
0 = Latch Data Outputs with DOUT Phase, 1 = Output Latch Transparent.
[5]
0
GRAYENCODE
0 = Binary Encode Data Outputs, 1 = Gray Encode Data Outputs.
REV. 0
相關(guān)PDF資料
PDF描述
VE-JN4-IZ-B1 CONVERTER MOD DC/DC 48V 25W
VE-JN4-IY-F4 CONVERTER MOD DC/DC 48V 50W
VE-JN4-IY-F2 CONVERTER MOD DC/DC 48V 50W
AD9923ABBCZRL IC PROCESSOR CCD 12BIT 105CSPBGA
1-413589-1 CONN PLUG BNC JIS 3C-2V CRIMP AU
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9991KCPZRL 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9992 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator
AD9992_07 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit CCD Signal Processor with Precision Timing Generator
AD9992BBCZ 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9992BBCZRL 功能描述:IC CCD SGNL PROC 12BIT 105CSPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件