- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1894 > AD9959BCPZ-REEL7 (Analog Devices Inc)IC DDS QUAD 10BIT DAC 56LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9959BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/44頁 |
| 文件大小： | 0K |
| 描述： | IC DDS QUAD 10BIT DAC 56LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 設(shè)計(jì)資源： | Phase Coherent FSK Modulator (CN0186) |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 分辨率（位）： | 10 b |
| 主 fclk： | 500MHz |
| 調(diào)節(jié)字寬（位）： | 32 b |
| 電源電壓： | 1.71 V ~ 1.96 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 56-LFCSP-VQ（8x8） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9959
Rev. B | Page 26 of 44
This load and countdown operation continues for as long as the
timer is enabled. However, the count can be reloaded before
reaching 1 by either of the following two methods:
Method 1 is to change the profile pin. When the profile pin
changes from Logic 0 to Logic 1, the rising sweep ramp rate
(RSRR) register value is loaded into the ramp rate timer,
which then proceeds to count down as normal. When the
profile pin changes from Logic 1 to Logic 0, the falling sweep
ramp rate (FSRR) register value is loaded into the ramp
rate timer, which then proceeds to count down as normal.
Method 2 is to set the CFR[14] bit and issue an I/O update.
If sweep is enabled and CFR[14] is set, the ramp rate timer
loads the value determined by the profile pin. If the profile
pin is high, the ramp rate timer loads the RSRR; if the profile
pin is low, the ramp rate timer loads FSRR.
Frequency Linear Sweep Example: AFP Bits = 10
In the following example, the modulation level bits (FR1[9:8]) = 00,
the linear sweep enable bit (CFR[14]) = 1, and the linear sweep
no-dwell bit (CFR[15]) = 0.
In linear sweep mode, when the profile pin transitions from low
to high, the RDW is applied to the input of the sweep accumulator
and the RSRR register is loaded into the sweep rate timer.
The RDW accumulates at the rate given by the rising sweep
ramp rate (RSRR) bits until the output is equal to the CW1
register value. The sweep is then complete, and the output is
held constant in frequency.
When the profile pin transitions from high to low, the FDW is
applied to the input of the sweep accumulator and the FSRR bits
are loaded into the sweep rate timer.
The FDW accumulates at the rate given by the falling sweep ramp
rate (FSRR) until the output is equal to the CFTW0 register
(Register 0x04) value. The sweep is then complete, and the output
is held constant in frequency.
depicts a frequency sweep with no-dwell mode disabled. In this
mode, the output follows the state of the profile pin. A phase or
amplitude sweep works in the same manner.
LINEAR SWEEP NO-DWELL MODE
If the linear sweep no-dwell bit is set (CFR[15]), the rising sweep is
started in an identical manner to the dwell linear sweep mode;
that is, upon detecting Logic 1 on the profile input pin, the rising
sweep action is initiated. The word continues to sweep up at the
rate set by the rising sweep ramp rate at the resolution set by the
rising delta word until it reaches the terminal value. Upon reaching
the terminal value, the output immediately reverts to the starting
point and remains until Logic 1 is detected on the profile pin.
Figure 38 shows an example of the no-dwell mode. The points
labeled A indicate where a rising edge is detected on the profile
pin, and the points labeled B indicate where the AD9959 has
determined that the output has reached E0 and reverts to S0.
The falling sweep ramp rate bits (LSRR[15:8]) and the falling
delta word bits (FDW[31:0]) are unused in this mode.
RATE TIME
LOAD CONTROL
LOGIC
LIMIT LOGIC TO
KEEP SWEEP BETWEEN
S0 AND E0
RAMP RATE TIMER:
8-BIT LOADABLE DOWN COUNTER
ACCUMULATOR RESET
LOGIC
0
1
MUX
0
1
MUX
0
1
MUX
PROFILE PIN
0
1
8
MUX
0
1
MUX
FDW
RDW
FSRR
RSRR
0
32
PROFILE PIN
Z–1
CW1
05
24
6-
0
21
SWEEP ACCUMULATOR
SWEEP ADDER
CFTW0
Figure 37. Linear Sweep Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9970BCPZRL7 | IC PROCESSOR CCD SIGNAL 32-LFCSP |
| AD9972BBCZRL | IC CCD SGNL PROC 14BIT 100CSPBGA |
| AD9973BBCZ | IC CCD SGNL PROC 14BIT 84-CSPBGA |
| AD9974BBCZRL | IC CCDSP DUAL 14BIT 100-CSPBGA |
| AD9979BCPZRL | IC PROCESSOR CCD 14BIT 48-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9959BCPZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 500 MSPS DDS with 10-Bit DACs |
| AD995PCBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Quadrature Digital Upconverter w/18-Bit IQ Data Path and 14-Bit DAC |
| AD9960BSTZ | 功能描述:RFID應(yīng)答器 MxFE for RFID Reader Transceiver RoHS:否 制造商:Murata 存儲(chǔ)容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| AD9960BSTZRL | 功能描述:IC MXFE FOR RFID READER/TXRX RoHS:是 類別:RF/IF 和 RFID >> RFID IC 系列:AD9960B 其它有關(guān)文件:CR14 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- RF 型:收發(fā)器 頻率:13.56MHz 特點(diǎn):ISO14443-B 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:16-SO 包裝:Digi-Reel® 其它名稱:497-5719-6 |
| AD9960XSTZ | 制造商:Analog Devices 功能描述:SINGLE-SUPPLY CABLE MODEM/SET-TOP BOX MIXED-SIGNAL FRONT END - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。