參數(shù)資料
型號: AD9923ABBCZRL
廠商: Analog Devices Inc
文件頁數(shù): 31/84頁
文件大?。?/td> 0K
描述: IC PROCESSOR CCD 12BIT 105CSPBGA
標(biāo)準(zhǔn)包裝: 2,000
類型: CCD 信號處理器,12 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
電流 - 電源: 20mA
安裝類型: 表面貼裝
封裝/外殼: 105-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 105-CSPBGA(8x8)
包裝: 帶卷 (TR)
AD9923A
Rev. A | Page 37 of 84
MODE Register
The MODE register is a single register that selects the field timing
of the AD9923A. Typically, all field, V-sequence, and V-pattern
group information is programmed into the AD9923A at startup.
During operation, the MODE register allows the user to select
any combination of field timing to meet the current requirements
of the system. Using the MODE register in conjunction with
preprogrammed timing greatly reduces the system programming
requirements during camera operation. Only a few register writes
are required when the camera operating mode is changed rather
than having to rewrite the vertical timing information with each
camera mode change.
A basic still camera application can require five fields of vertical
timing—one for draft mode operation, one for autofocusing, and
three for still image readout. The register timing information for
the five fields is loaded at startup. Depending on how the camera
is being used, the MODE register selects which field timing is
active during camera operation.
Table 21 shows how the MODE register bits are used. Unlike
other registers, the MODE register uses 10 address bits as data
bits to increase the total register size to 38 bits. The address
MSBs, A11 and A10, are 1 and 0, respectively, and are used to
specify the MODE register write. The three MSBs, D37, D36,
and D35 are used to specify the number of fields used. A value
from 1 to 7 can be selected using these three bits. The remaining
register bits are divided into five-bit sections to select which
programmed fields are used and in which order. Up to seven
fields can be used in a single MODE write. The AD9923A starts
with the field timing specified by the first field bit, and switches
to the timing specified by the second field bit on the next VD,
and so on.
After completing the number of fields specified in Bit D37 to
Bit D35, the timing generator of the AD9923A repeats itself by
starting at the first field. This continues until a new write to the
MODE register occurs. Figure 51 shows MODE register settings
for various field configurations.
Table 21. Mode Register Contents—VD Updated
Address (Binary)
Data Bits
Default Value
Description
12b10_xx_xxxx_xxxx
[37:0]
0
A11, A10 must be set to 0x10; remaining A9:A0 bits used for D37:D28
[37:35]
Number of fields (maximum of seven)
[34:30]
Selected field for Field 7
[29:25]
Selected field for Field 5
[24:20]
Selected field for Field 6
[19:15]
Selected field for Field 4
[14:10]
Selected field for Field 3
[9:5]
Selected field for Field 2
[4:0]
Selected field for Field 1
EXAMPLE 1:
TOTAL FIELDS = 3, FIRST FIELD = FIELD 0, SECOND FIELD = FIELD 1, THIRD FIELD = FIELD 2
MODE REGISTER CONTENTS = 0x9800000820
EXAMPLE 2:
TOTAL FIELDS = 1, FIRST FIELD = FIELD 3
MODE REGISTER CONTENTS = 0x8800000003
EXAMPLE 3:
TOTAL FIELDS = 4, FIRST FIELD = FIELD 5, SECOND FIELD = FIELD 1, THIRD FIELD = FIELD 4, FOURTH FIELD = FIELD 2
MODE REGISTER CONTENTS = 0xA000011025
FIELD 3
FIELD 0
FIELD 1
FIELD 2
FIELD 5
FIELD 1
FIELD 4
FIELD 2
05
58
6-
0
50
Figure 51. Using the Mode Register to Select Field Timing
相關(guān)PDF資料
PDF描述
1-413589-1 CONN PLUG BNC JIS 3C-2V CRIMP AU
8-5227079-1 CONN PLUG BNC CRIMP DUAL
2081204-1 CONN JACK SMA BULKHEAD RG402
MS3102R36-18S CONN RCPT 31POS BOX MNT W/SCKT
AD8497CRMZ-R7 IC THERMOCOUPLE A W/COMP 8MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9923BBCZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
AD9923BBCZRL 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9924BBCZ 制造商:Analog Devices 功能描述:
AD9924BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD9925 制造商:AD 制造商全稱:Analog Devices 功能描述:CCD Signal Processor with Vertical Driver and Precision Timing Generator