參數(shù)資料
型號(hào)： AD9913BCPZ-REEL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 18/32頁(yè)
文件大?。?/td> 0K
描述： IC DDS 250MSPS 10BIT ADC 32LFCSP
產(chǎn)品培訓(xùn)模塊： Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝： 1,500
分辨率（位）： 10 b
主 fclk： 250MHz
調(diào)節(jié)字寬（位）： 32 b
電源電壓： 1.8V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 32-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP-VQ（5x5）
包裝： 帶卷 (TR)
AD9913
Rev. A | Page 25 of 32
REGISTER UPDATE (I/O UPDATE)
Functionality of the I/O UPDATE and SYNC_CLK
Data from a write sequence is stored in a buffer register (data
inactive). An active register exists for every buffer register. The
I/O update signal and SYNC_CLK are used to transfer the
contents from the buffer register into the active register.
I/O_UPDATE initiates the start of a buffer transfer. It can be
sent synchronously or asynchronously relative to the SYNC_CLK.
If the setup time between the two signals is met, then constant
latency (pipeline) to the DAC output exists. For example, if
constant propagation delay of phase offset changes via the SPI
or parallel port is desired, the setup time must be met,
otherwise, a time uncertainty of one SYNC_CLK period is
present.
The I/O_UPDATE is sampled by the SYNC_CLK. Therefore,
I/O_UPDATE must have a minimum pulse width greater than
one SYNC_CLK period.
The timing diagram shown in Figure 35 depicts how data in the
buffer is transferred to the active registers. An I/O_UPDATE is
not required for every register write, it can be sent after multiple
register writes.
SYNC_CLK
AB
DATA IN
ACTIVE REGISTER
DATA IN
BUFFER REGISTER
I/O_UPDATE
THE DEVICE REGISTERS AN I/O UPDATE AT POINT A. THE DATA IS TRANSFERRED FROM
THE ASYNCHRONOUSLY LOADED I/O BUFFERS AT POINT B.
0
700
2-
0
45
N – 1
N
N + 1
N
N + 1
N + 2
Figure 35. I/O Synchronization Timing Diagram
相關(guān)PDF資料
PDF描述
AD9923ABBCZ IC PROCESSOR CCD 12BIT 105CSPBGA
AD9942BBCZ IC PROCESSOR SGNL 14B 100CSPBGA
AD9944KCPZRL IC CCD SIGNAL PROCESSOR 32-LFCSP
AD9945KCPZRL7 IC CCD SIGNAL PROCESSOR 32-LFCSP
AD9948KCPZ IC CCD SIGNAL PROCESSOR 40-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9913BCPZ-REEL71 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Low Power 250 MSPS 10-Bit DAC 1.8 V CMOS Direct Digital Synthesizer
AD9914 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC
AD9914/PCBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 3.5 GSPS DDS w/Upconverter eval bd. RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類(lèi)型:ADC 工具用于評(píng)估:ADS130E08 接口類(lèi)型:SPI 工作電源電壓:- 6 V to + 6 V
AD9914BCPZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC - 多種 3.5 GSPS DDS w/Upconverter RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 分辨率:8 bit 工作電源電壓:2.7 V to 5.5 V 功耗: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:MSOP-10 封裝:Reel
AD9914BCPZ-REEL7 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC - 多種 3.5 GSPS DDS w/Upconverter RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 分辨率:8 bit 工作電源電壓:2.7 V to 5.5 V 功耗: 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:MSOP-10 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*